Low-power CMOS active resistor independent on the threshold voltage

被引：0

作者：

Popa, C ^{[1
]}

Manolescu, AM ^{[1
]}

Mitrea, O ^{[1
]}

Glesner, M ^{[1
]}

机构：

[1] Univ Politehn Bucharest, Bucharest, Romania

来源：

ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new linearity improvement technique for a CMOS active resistor. The method is based on the cancellation of the main odd-order nonlinear terms and bulk effect, using a parallel connection of two active resistors opposite excited, with different polarisation voltages. The resistor is designed to work for an extended range of the input voltages, and achieves an improvement in linearity about a magnitude order. The utilization area of this active resistor includes, but are not limited to active filters, switched capacitor circuits or medical applications. Its theoretical estimated performance, linearity error 0.35% for an input range of 500mV, was confirmed by SPICE simulations. The circuit draws a very small amount of current from a 3.3V voltage source, being suitable for low-power applications. The resistor was implemented in 0.35mu CMOS AMS technology and the layout area is about 60mum x 80mum.

引用

页码：57 / 60

页数：4

共 50 条

[31] Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier [J].

Boonchu, Boonchai .

2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,

[32] Low-power carry look-ahead adder with multi-threshold voltage CMOS technology [J].

Kim, Jeong Beom ;

Kim, Dong Whee .

CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, :537-+

[33] Low-Power Carry Look-Ahead Adder With Multi-Threshold Voltage CMOS Technology [J].

Kim, Dong Whee ;

Kim, Jeong Beom .

2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, :2152-2155

[34] A low-voltage low-power CMOS voltage reference based on subthreshold MOSFETs [J].

Wang Honglai ;

Zhang Xiaoxing ;

Dai Yujie ;

Lu Yingjie ;

Matsuoka, Toshimasa ;

Wang Jun ;

Taniguchi, Kenji .

JOURNAL OF SEMICONDUCTORS, 2011, 32 (08)

[35] CMOS/SOI technologies for low-power and low-voltage circuits [J].

Pelloie, JL ;

Raynaud, C ;

Faynot, O ;

Grouillet, A ;

de Pontcharra, JD .

MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) :327-334

[36] A low-voltage low-power CMOS voltage reference based on subthreshold MOSFETs [J].

王洪来 ;

张小兴 ;

戴宇杰 ;

吕英杰 ;

Toshimasa Matsuoka ;

Kenji Taniguchi .

半导体学报, 2011, 32 (08) :118-121

[37] Design of Low-Voltage and Low-Power Cryogenic CMOS Voltage Reference Circuits [J].

Wen, Minda ;

McCarthy, Kevin G. ;

O'Connell, Ivan ;

Salgado, Gerardo Molina .

2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, :1016-1020

[38] Low-voltage low-power accurate CMOS VT extractor [J].

Fikos, G ;

Siskos, S .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (06) :626-628

[39] Design of CMOS OTAs for Low-Voltage and Low-Power Application [J].

Tanaka, Hisashi ;

Tanno, Koichi ;

Tamura, Hiroki ;

Murao, Kenji .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (11) :3385-3388

[40] Low-voltage low-power CMOS programmable gain amplifier [J].

Calvo, B. ;

Sanz, M. T. ;

Celma, S. .

PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, :101-+

← 1 2 3 4 5 →