A Novel Single Event Upset Tolerant 12T Memory Cell for Aerospace Applications

被引：3

作者：

Dohar, Suraj Singh ^{[1
]}

Siddharth, R. K. ^{[1
]}

Vasantha, M. H. ^{[1
]}

Kumar, Nithin Y. B. ^{[1
]}

机构：

[1] Natl Inst Technol Goa, Dept Elect & Commun Engn, Veling, Goa, India

来源：

2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020) | 2020年

关键词：

Radiation-hardened designs; static noise margin (SNM); N-curve metrics; single event upset (SEU); leakage power; SRAM CELLS; DESIGN;

D O I：

10.1109/ISVLSI49217.2020.00019

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a novel 12T radiation-hardened memory cell (RHMC-12T) for aerospace application. The proposed design consists of quad-nodes, which stores the data. The architecture consists of only two sensitive nodes, which reduces the total sensitive area compared to the existing radiation-hardened memory cells. It can tolerate both "1" to "0" and "0" to "1" upset at any of the sensitive nodes. The proposed architecture is designed in 65-nm CMOS technology at a supply voltage of 1.2 V. The read and write access times of the proposed design are 80.81 ps and 70.19 ps respectively.

引用

收藏

页码：48 / 53

页数：6

相关论文

共 16 条

[1] Static noise margin variation for sub-threshold SRAM in 65-nm CMOS [J].

Calhoun, Benton H. ;

Chandrakasan, Anantha P. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (07) :1673-1679

[2] Upset hardened memory design for submicron CMOS technology [J].

Calin, T ;

Nicolaidis, M ;

Velazco, R .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (06) :2874-2878

[3] Basic mechanisms and modeling of single-event upset in digital microelectronics [J].

Dodd, PE ;

Massengill, LW .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2003, 50 (03) :583-602

[4]

FOTTY D, 1997, MOSFET MODELING SPIC

[5] Read stability and write-ability analysis of SRAM cells for nanometer technologies [J].

Grossar, Evelyn ;

Stucchi, Michele ;

Maex, Karen ;

Dehaene, Wim .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (11) :2577-2588

[6] Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications [J].

Guo, Jing ;

Zhu, Lei ;

Sun, Yu ;

Cao, Huiliang ;

Huang, Hai ;

Wang, Tianqi ;

Qi, Chunhua ;

Zhang, Rongsheng ;

Cao, Xuebing ;

Xiao, Liyi ;

Mao, Zhigang .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (05) :991-994

[7] Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology [J].

Guo, Jing ;

Xiao, Liyi ;

Mao, Zhigang .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (07) :1994-2001

[8]

Hu CY, 2017, 2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), P182, DOI 10.1109/ICAM.2017.8242164

[9] A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability [J].

Jahinuzzaman, Shah M. ;

Rennie, David J. ;

Sachdev, Manoj .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) :3768-3773

[10] An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs [J].

Jahinuzzaman, Shah M. ;

Sharifkhani, Mohammad ;

Sachdev, Manoj .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) :1187-1195