A high-speed, programmable, CSD coefficient fir filter

被引：52
|
作者：
Tang, ZW [1 ]
Zhang, J
Min, H
机构：
[1] Fudan Univ, ASIC, Shanghai 200433, Peoples R China
[2] Fudan Univ, Syst State Key Lab, Shanghai 200433, Peoples R China
来源：
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 2002年 / 48卷 / 04期
关键词：
finite impulse response filter; application specific integrated circuit; canonic signed-digit encode; booth multiplier; wallace adder tree;
D O I：
10.1109/TCE.2003.1196409
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new high-speed, programmable FIR filter is presented, which is a multiplierless filter with CSD encoding coefficients. In this paper, we propose a new programmable CSD encoding structure to make CSD coefficients programmable. Compared with the conventional FIR structure with Booth multipliers, this coding structure improves the speed of filter and decreases the area. In the end of this paper, we design a 10-bits, 18-taps video luminance filter with the presented filter structure. The completed filter core occupies 6.8x6.8 mm(2) of silicon area in 0.6mum 2P2M CMOS technology, and its maximum work frequency is 100MHz.
引用
收藏
页码：834 / 837
页数：4
相关论文
共 50 条
  • [31] Design of CSD Coefficient FIR Filters Using ACO
    Sasahara, Tomohiro
    Suyama, Kenji
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (08) : 1615 - 1622
  • [32] An Efficient FIR Filter Based on Hardware Sharing Architecture Using CSD Coefficient Grouping for Wireless Application
    Srivastava, Ajeet Kumar
    Raj, Krishna
    WIRELESS PERSONAL COMMUNICATIONS, 2022, 123 (04) : 3433 - 3448
  • [33] An Efficient FIR Filter Based on Hardware Sharing Architecture Using CSD Coefficient Grouping for Wireless Application
    Ajeet Kumar Srivastava
    Krishna Raj
    Wireless Personal Communications, 2022, 123 : 3433 - 3448
  • [34] Optimize FIR Digital Filter based on CSD Arithmetic
    Zhu, Xia
    Zhang, Yulin
    Chai, Zhilei
    Xu, Wenbo
    DCABES 2008 PROCEEDINGS, VOLS I AND II, 2008, : 1091 - 1095
  • [35] Design of FIR Digital Filter Based on CSD Code
    Li, Guohong
    Lang, Weiyan
    Bai, Xu
    Hu, Hui
    PROGRESS IN MECHATRONICS AND INFORMATION TECHNOLOGY, PTS 1 AND 2, 2014, 462-463 : 619 - 622
  • [36] A Programmable High-Speed Current Detection Circuit
    Shi, Yue
    Wang, Jiani
    Sun, Yadong
    Zhou, Zekun
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1322 - 1324
  • [37] HIGH-SPEED PROGRAMMABLE FREQUENCY-DIVIDER
    POTALUI, VP
    SEMANOV, BA
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1987, 30 (03) : 593 - 594
  • [38] HIGH-SPEED PROGRAMMABLE MULTIFUNCTION SYNCHRONIZER.
    Abramovich, D.I.
    Butskii, V.V.
    Zaluzhnyi, A.A.
    Naumov, N.V.
    Instruments and experimental techniques New York, 1984, 27 (4 pt 1): : 887 - 889
  • [39] HIGH-SPEED PROGRAMMABLE LOGIC ARRAY ADDERS
    WEINBERGER, A
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1979, 23 (02) : 163 - 178
  • [40] HIGH-SPEED LOGIC MODULES WITH PROGRAMMABLE FUNCTIONS
    ZINOV, VG
    SELIKOV, AV
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1987, 30 (05) : 1102 - 1107
12345