Efficient Design Techniques of Flash ADC for High Speed and Ultra Low Power Applications

被引:0
|
作者
Kamate, Sujata S. [1 ]
Rajani, H. P. [2 ]
Mallaraddi, Vidyavati [2 ]
机构
[1] Hirasugar Inst Technol, Dept Elect & Commun Engn, Nidasoshi, Karnataka, India
[2] KLEs Dr MSS CET, Dept Elect & Commun Engn, Belagavi, Karnataka, India
来源
关键词
D O I
10.21786/bbrc/13.13/20
中图分类号
Q81 [生物工程学(生物技术)]; Q93 [微生物学];
学科分类号
071005 ; 0836 ; 090102 ; 100705 ;
摘要
Analog to Digital converters are the essential components of todays digital world. As these convert real time signal into its equivalent digital code, must be designed efficiently. This paper presents design of 3-bit high speed and power efficient Flash Analog to Digital Converter. Flash type Analog to Digital Converter is designed and implemented with different inverter based comparators and based ROM encoder. A high speed ROM encoder is designed to convert thermometer code to its equivalent binary code. The proposed research compares various inverter based comparators such as Threshold Inverter, Quantizer comparator, Single Inverter Comparator, Single Inverter Comparator with the reference voltage and LTE comparators, designed using cadence design tools with 180nm technological library. The simulation results show that Single Inverter Comparator consumes less power 5.647uW among TIQ and R-TIQ comparators. Single Inverter comparator with reference voltage consumes less power however with more delay. Here Flash ADCs are designed with various inverter based comparators and ROM encoder. The results show that TIQ comparator based ADCs consume power of 298.9uW, whereas ADC designed with Single Inverter Comparator consumes 459.8uW power.
引用
收藏
页码:144 / 149
页数:6
相关论文
共 50 条
  • [31] An Ultra Low Power, 10-bit Two-Step Flash ADC for Signal Processing Applications
    Adimulam, Mahesh Kumar
    Kapoor, Amit
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 19 - 24
  • [32] A LOW OFFSET COMPARATOR FOR HIGH SPEED LOW POWER ADC
    Zhu, Zhangming
    Wang, Weitie
    Guan, Yuheng
    Liu, Shubin
    Xiao, Yu
    Liu, Lianxi
    Yang, Yintang
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (07)
  • [33] Design and power optimization of high-speed pipeline ADC for wideband CDMA applications
    Shi, Chunlei
    Wu, Yue
    Lin, Chi-Hung
    Ismail, Mohammed
    2001, Kluwer Academic Publishers (26)
  • [34] Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Applications
    Chunlei Shi
    Yue Wu
    Chi-Hung Lin
    Mohammed Ismail
    Analog Integrated Circuits and Signal Processing, 2001, 26 (3) : 221 - 230
  • [35] A Low Power, High Speed, IF Range Flash Type ADC designed with the concept of TMCC and Binary Counter
    Mukherjee, Sagar
    Saha, Dipankar
    Mostafa, Posiba
    Saha, Deepon
    Chatterjee, Sayan
    Sarkar, C. K.
    2012 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2012, : 92 - 97
  • [36] Design and power optimization of high-speed pipeline ADC for wideband CDMA applications
    Shi, CL
    Wu, Y
    Lin, CH
    Ismail, M
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 26 (03) : 229 - 238
  • [37] A low power and high speed PPM design for Ultra Wideband communications
    Yousif, Abdel
    Rashdan, Mostafa
    Haslett, James
    Maundy, Brent
    2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1005 - 1008
  • [38] Pipelining method for low-power and high-speed SAR ADC design
    Ziba Fazel
    Saeed Saeedi
    Mojtaba Atarodi
    Analog Integrated Circuits and Signal Processing, 2016, 87 : 353 - 368
  • [39] Pipelining method for low-power and high-speed SAR ADC design
    Fazel, Ziba
    Saeedi, Saeed
    Atarodi, Mojtaba
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (03) : 353 - 368
  • [40] Design of Low Power 5-bit Hybrid Flash ADC
    Mayur., S. M.
    Siddharth, R. K.
    Kumar, Nithin Y. B.
    Vasantha, M. H.
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 343 - 348