Efficient Design Techniques of Flash ADC for High Speed and Ultra Low Power Applications

被引:0
|
作者
Kamate, Sujata S. [1 ]
Rajani, H. P. [2 ]
Mallaraddi, Vidyavati [2 ]
机构
[1] Hirasugar Inst Technol, Dept Elect & Commun Engn, Nidasoshi, Karnataka, India
[2] KLEs Dr MSS CET, Dept Elect & Commun Engn, Belagavi, Karnataka, India
来源
关键词
D O I
10.21786/bbrc/13.13/20
中图分类号
Q81 [生物工程学(生物技术)]; Q93 [微生物学];
学科分类号
071005 ; 0836 ; 090102 ; 100705 ;
摘要
Analog to Digital converters are the essential components of todays digital world. As these convert real time signal into its equivalent digital code, must be designed efficiently. This paper presents design of 3-bit high speed and power efficient Flash Analog to Digital Converter. Flash type Analog to Digital Converter is designed and implemented with different inverter based comparators and based ROM encoder. A high speed ROM encoder is designed to convert thermometer code to its equivalent binary code. The proposed research compares various inverter based comparators such as Threshold Inverter, Quantizer comparator, Single Inverter Comparator, Single Inverter Comparator with the reference voltage and LTE comparators, designed using cadence design tools with 180nm technological library. The simulation results show that Single Inverter Comparator consumes less power 5.647uW among TIQ and R-TIQ comparators. Single Inverter comparator with reference voltage consumes less power however with more delay. Here Flash ADCs are designed with various inverter based comparators and ROM encoder. The results show that TIQ comparator based ADCs consume power of 298.9uW, whereas ADC designed with Single Inverter Comparator consumes 459.8uW power.
引用
收藏
页码:144 / 149
页数:6
相关论文
共 50 条
  • [21] High speed and low power ADC design with dynamic analog circuits
    Matsuzawa, Akira
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 218 - 221
  • [22] An Ultra High Speed Encoder for 5GSPS Flash ADC
    Hiremath, Vinayashree
    Ren, Saiyu
    2010 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE I2MTC 2010, PROCEEDINGS, 2010,
  • [23] Design and Analysis of a Power-Efficient Dynamic Comparator with an Improved Transconductance in Ultra-low Power SAR ADC Applications
    Moghadam, Zahra Mehrabi
    Salehi, Mohammad Reza
    Nashta, Salman Roudgar
    Abiri, Ebrahim
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (12) : 7498 - 7520
  • [24] Comparison and design of dynamic comparator in 180nm SCL technology for low power and high speed Flash ADC
    Hussain, Sarfraz
    Kumar, Rajesh
    Trivedi, Gaurav
    2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 139 - 144
  • [25] A 10-bit pipelined ADC for high speed, low power applications
    Dong, SC
    Carlson, BS
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 744 - 748
  • [26] Design of low power current-mode flash ADC
    Bhat, MS
    Rekha, S
    Jamadagni, HS
    TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : D241 - D244
  • [27] DESIGN OF LOW POWER HIGH-SPEED SAR ADC-A REVIEW
    Devitha, P. S.
    George, Anuja
    PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, : 864 - 868
  • [28] Design of Low-Power 3-Bit CMOS Flash ADC for Aerospace Applications
    Nidhi, N.
    Kumari, M.
    Prasad, D.
    Pandey, A.
    Solanki, S. S.
    Kumar, A.
    Thakur, K. K.
    Nath, V.
    PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATION SYSTEMS, MCCS 2018, 2019, 556 : 585 - 594
  • [29] Design of a Low Power, Variable-Resolution Flash ADC
    Veeramachanen, Sreehari
    Kumar, A. Mahesh
    Tummala, Venkat
    Srinivas, M. B.
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 117 - 122
  • [30] Design of Low Power, High Speed, Low Offset and Area Efficient Dynamic-Latch Comparator for SAR-ADC
    Bandla, Kasi
    Harikrishnan, A.
    Pal, Dipankar
    PROCEEDINGS OF 2020 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMMUNICATION AND COMPUTER ENGINEERING (ITCE), 2020, : 299 - 302