DETRIMENTAL IMPACT OF TECHNOLOGICAL PROCESSES ON BTI RELIABILITY OF ADVANCED HIGH-K/METAL GATE STACKS

被引:14
作者
Garros, X. [1 ]
Casse, M. [1 ]
Fenouillet-Beranger, C. [2 ]
Reimbold, G. [1 ]
Martin, F. [1 ]
Gaumer, C. [1 ]
Wiemer, C. [3 ]
Perego, M. [3 ]
Boulanger, F. [1 ]
机构
[1] CEA Leti, 17 Ave Martyrs, F-38054 Grenoble, France
[2] STMicroelect, F-38926 Crolles, France
[3] CNR INFM, Lab Nazionale MDM, I-200041 Agrate Brianza, Italy
来源
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2 | 2009年
关键词
METAL GATE; HFO2; SILICON; STATES;
D O I
10.1109/IRPS.2009.5173279
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A systematic study of mobility performances and Bias Temperature Instability (BTI) reliability was done on a large variety of advanced dielectric stacks. We clearly demonstrate that mobility performances and NBTI reliability are strongly correlated and that they are affected by the diffusion of nitrogen species N at the Si interface. Reducing the metal gate thickness favors the reduction of mobility degradations and NBTI, but, also strongly enhances PBTI, due to a complex set of reactions in the gate oxide. An optimum gate thickness must be found to obtain an acceptable trade off between device performance and reliability requirements.
引用
收藏
页码:362 / +
页数:2
相关论文
共 11 条
  • [1] [Anonymous], 2005, P IRPS
  • [2] Cho HJ, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P503
  • [3] GARROS X, 2008, P S VLSI TECHN, P68
  • [4] GARROS X, 2008, P INT REL PHYS S PHO, P330
  • [5] GAUMER C, 2008, ECS FALL M
  • [6] Compatibility of polycrystalline silicon gate deposition with HfO2 and Al2O3/HfO2 gate dielectrics
    Gilmer, DC
    Hegde, R
    Cotton, R
    Garcia, R
    Dhandapani, V
    Triyoso, D
    Roan, D
    Franke, A
    Rai, R
    Prabhu, L
    Hobbs, C
    Grant, JM
    La, L
    Samavedam, S
    Taylor, B
    Tseng, H
    Tobin, P
    [J]. APPLIED PHYSICS LETTERS, 2002, 81 (07) : 1288 - 1290
  • [7] A 45nm logic technology with high-k plus metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging
    Mistry, K.
    Allen, C.
    Auth, C.
    Beattie, B.
    Bergstrom, D.
    Bost, M.
    Brazier, M.
    Buehler, M.
    Cappellani, A.
    Chau, R.
    Choi, C. -H.
    Ding, G.
    Fischer, K.
    Ghani, T.
    Grover, R.
    Han, W.
    Hanken, D.
    Hatttendorf, M.
    He, J.
    Hicks, J.
    Huessner, R.
    Ingerly, D.
    Jain, P.
    James, R.
    Jong, L.
    Joshi, S.
    Kenyon, C.
    Kuhn, K.
    Lee, K.
    Liu, H.
    Maiz, J.
    McIntyre, B.
    Moon, P.
    Neirynck, J.
    Pei, S.
    Parker, C.
    Parsons, D.
    Prasad, C.
    Pipes, L.
    Prince, M.
    Ranade, P.
    Reynolds, T.
    Sandford, J.
    Schifren, L.
    Sebastian, J.
    Seiple, J.
    Simon, D.
    Sivakumar, S.
    Smith, P.
    Thomas, C.
    [J]. 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 247 - +
  • [8] Impact of TiN Metal gate on NBTI assessed by interface states and fast transient effect characterization
    Rafik, M.
    Garros, X.
    Ribes, G.
    Ghibaudo, G.
    Hobbs, C.
    Zauner, A.
    Muller, M.
    Huard, V.
    Ouvrard, C.
    [J]. 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 825 - +
  • [9] Effects of ALD HfO2 thickness on charge trapping and mobility
    Sim, JH
    Song, SC
    Kirsch, PD
    Young, CD
    Choi, R
    Kwong, DL
    Lee, BH
    Bersuker, G
    [J]. MICROELECTRONIC ENGINEERING, 2005, 80 : 218 - 221
  • [10] First-principles studies of the intrinsic effect of nitrogen atoms on reduction in gate leakage current through Hf-based high-k dielectrics -: art. no. 143507
    Umezawa, N
    Shiraishi, K
    Ohno, T
    Watanabe, H
    Chikyow, T
    Torii, K
    Yamabe, K
    Yamada, K
    Kitajima, H
    Arikado, T
    [J]. APPLIED PHYSICS LETTERS, 2005, 86 (14) : 1 - 3