Timing, power and noise optimization for simultaneous switching in VLSI circuits.

被引:0
|
作者
Shiue, WT [1 ]
机构
[1] Oregon State Univ, Dept Elect & Comp Engn, Corvallis, OR 97331 USA
来源
6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: MOBILE/WIRELESS COMPUTING AND COMMUNICATION SYSTEMS III | 2002年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a technique to aggregate the best position such that the system requirement is satisfied. A key feature of the approach is that it provides an accurate way to estimate timing, power dissipation, and noise based on quality of library for simultaneous switching and choose the best position in setup region for sequential circuits such that the system constraints (i.e. power, delay or noise) are satisfied based on integer linear programming (ILP) exploration model. Results on a large number of benchmark sequential circuits and combinatorial circuits confirm that the technique yields accurate position based on the constraints on performance metrics - delay, power, and noise for sequential circuit.
引用
收藏
页码:462 / 465
页数:4
相关论文
共 50 条
  • [31] SIMULTANEOUS PLACEMENT AND ROUTING IN INTEGRATED CIRCUITS.
    Szanto, Ladislav
    Burjan, Zdenek
    Tesla electronics, 1985, 18 (01): : 23 - 29
  • [32] Accurate modeling of simultaneous switching noise in low voltage digital VLSI
    Song, SW
    Ismail, M
    Moon, G
    Kim, DY
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 210 - 213
  • [33] Accurate modeling of simultaneous switching noise in low voltage digital VLSI
    Song, Sang Won
    Ismail, Mohammed
    Moon, Gyu
    Kim, Dong Yong
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 6
  • [34] Switching noise reduction in clock distribution in mixed-mode VLSI circuits
    Parra, P
    Acosta, AJ
    Valencia, M
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 564 - 573
  • [35] TIMING ANALYSIS OF MOS VLSI CIRCUITS
    WEI, YP
    VLSI SYSTEMS DESIGN, 1987, 8 (09): : 52 - +
  • [36] MINIMIZATION OF MULTIPLE-OUTPUT SWITCHING CIRCUITS.
    Sarje, Anil K.
    1986, (60)
  • [37] Input-specific dynamic power optimization for VLSI circuits
    Hu, Fei
    Agrawal, Vishwani D.
    ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 232 - 237
  • [38] Physical Limitations and Technological Barriers in Development of MOS VLSI Circuits.
    Jakubowski, Andrzej
    Swit, Alfred
    Elektronika Warszawa, 1984, 25 (06): : 14 - 22
  • [39] MODELING OF LITHOGRAPHY RELATED YIELD LOSSES FOR CAD OF VLSI CIRCUITS.
    Maly, Wojciech
    1600, (CAD-4):
  • [40] The simultaneous sustaining of an oscillating circuit and of harmonic circuits.
    Gution, C
    COMPTES RENDUS HEBDOMADAIRES DES SEANCES DE L ACADEMIE DES SCIENCES, 1922, 174 : 941 - 943