Investigation of fault-tolerant capabilities of some recent multilevel inverter topologies

被引:18
作者
Kumar, Dhananjay [1 ]
Nema, Rajesh Kumar [1 ]
Gupta, Sushma [1 ]
机构
[1] Maulana Azad Natl Inst Technol, Dept Elect Engn, Bhopal 462003, India
关键词
Fault-tolerant; multilevel inverter; open-circuit fault; reduce device; self-voltage balancing;
D O I
10.1080/00207217.2020.1870752
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, some recently proposed multilevel power converters are investigated for their fault-tolerant capabilities and improved reliability. These reported topologies are generally reduced device multilevel inverter (RD-MLIs) configurations that cannot tolerate switch failures due to absence of redundant states. Present work therefore aims to incorporate open-circuit fault-tolerant capability by adding few redundant states in switching sequences of existing topologies. The work in this paper objectively presents two existing topologies of five-level and seven-level Multi-Level Inverters (MLIs) modified for fault-tolerant (FT) capability against single switch open-circuit (OC) faults. The modification for fault-tolerant feature (FT-MLI) has intrinsic self-voltage balancing capability, low cost and control simplicity. The modified FT-MLI uses multi-carrier sinusoidal pulse-width modulation (SPWM) technique to generate control switching pulses as per desired switching sequences. Simulation and experimental results of these modified FT-MLI topologies under healthy, faulty and post-fault mode are presented and discussed. Experimental results verify the feasibility and effectiveness of these modified FT-MLI topologies which are suitable for safety-critical applications.
引用
收藏
页码:1957 / 1976
页数:20
相关论文
共 30 条
  • [1] Fast Sensor-Less Voltage Balancing and Capacitor Size Reduction in PUC5 Converter Using Novel Modulation Method
    Abarzadeh, Mostafa
    Vahedi, Hani
    Al-Haddad, Kamal
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2019, 15 (08) : 4394 - 4406
  • [2] Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation
    Bana, Prabhat Ranjan
    Panda, Kaibalya Prasad
    Naayagi, R. T.
    Siano, Pierluigi
    Panda, Gayadhar
    [J]. IEEE ACCESS, 2019, 7 : 54888 - 54909
  • [3] Performance Evaluation of Fault-Tolerant Neutral-Point-Clamped Converters
    Ceballos, Salvador
    Pou, Josep
    Robles, Eider
    Zaragoza, Jordi
    Luis Martin, Jose
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) : 2709 - 2718
  • [4] A multilevel converter topology with fault-tolerant ability
    Chen, A
    Hu, L
    Chen, LF
    Deng, Y
    He, XN
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (02) : 405 - 415
  • [5] Seven-Level PWM Inverter Employing Series-Connected Capacitors Paralleled to a Single DC Voltage Source
    Choi, Jin-Sung
    Kang, Feel-soon
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (06) : 3448 - 3459
  • [6] Diagnosis and Tolerant Strategy of an Open-Switch Fault for T-Type Three-Level Inverter Systems
    Choi, Ui-Min
    Lee, Kyo-Beum
    Blaabjerg, Frede
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2014, 50 (01) : 495 - 508
  • [7] A new structure for multilevel inverters with fault-tolerant capability against open circuit faults
    Choupan, Reza
    Golshannavaz, Sajjad
    Nazarpour, Daryoush
    Barmala, Masoud
    [J]. ELECTRIC POWER SYSTEMS RESEARCH, 2019, 168 : 105 - 116
  • [8] Approach to synthesis of fault tolerant reduced device count multilevel inverters (FT RDC MLIs)
    Dewangan, Niraj Kumar
    Gupta, Shubhrata
    Gupta, Krishna Kumar
    [J]. IET POWER ELECTRONICS, 2019, 12 (03) : 476 - 482
  • [9] Fault-tolerant operation of some reduced-device-count multilevel inverters with improved performance
    Dewangan, Niraj Kumar
    Gupta, Shubhrata
    Gupta, Krishna Kumar
    [J]. INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2019, 29 (02)
  • [10] Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter
    Gautam, Shivam Prakash
    Gupta, Shubhrata
    Kumar, Lalit
    [J]. IET POWER ELECTRONICS, 2017, 10 (07) : 770 - 781