Research on Cache Coherence Key Technology in Multi-core Processor System

被引：0
|
作者：
Zhang, Su [1 ]
机构：
[1] Gansu Normal Univ Nationalities, Dept Comp Sci, Hezuo 747000, Gansu, Peoples R China
来源：
PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING AND COMPUTER SCIENCE (ICEEECS 2016) | 2016年 / 50卷
关键词：
Cache; Coherence Key Technology; Multi-core Processor System;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The multi-core processor integrates more than one computing core into a single processor and enhances the processor's computing performance through parallel computing of multiple cores. Single-chip multi-processor architecture is the area of concern. This paper briefly discusses the CMP multi-level Cache storage structure, the multi-level structure of the cache caused the consistency problem and the choice of consistency agreement has an important impact on CMP system performance. What kind of Cache consistency model is used and its design scheme are the main contents of this paper.
引用
收藏
页码：206 / 209
页数：4
相关论文
共 50 条
  • [21] Improving the Performance of Heterogeneous Multi-core Processors by modifying the Cache Coherence Protocol
    Fang, Juan
    Hao, Xiaoting
    Fan, Qingwen
    Chang, Zeqing
    Song, Shuying
    MATERIALS SCIENCE, ENERGY TECHNOLOGY, AND POWER ENGINEERING I, 2017, 1839
  • [22] Research and Implementation on Multi-core Processor Task Scheduling Algorithm
    Zhao Fu
    Zhang Yongping
    INFORMATION TECHNOLOGY FOR MANUFACTURING SYSTEMS II, PTS 1-3, 2011, 58-60 : 1732 - 1737
  • [23] Exploiting the cache capacity of a single-chip multi-core processor with execution migration
    Michaud, P
    10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 186 - 195
  • [24] D-wash - A dynamic workload aware adaptive cache coherance protocol for multi-core processor system
    Uma, V.
    Marimuthu, Ramalatha
    MICROELECTRONICS JOURNAL, 2023, 132
  • [25] Analysis of System Reliability for Cache Coherence Scheme in Multi-Processor
    Li, Sizhao
    Lin, Shan
    Chen, Deming
    Wong, W. Eric
    Guo, Donghui
    2014 IEEE EIGHTH INTERNATIONAL CONFERENCE ON SOFTWARE SECURITY AND RELIABILITY - COMPANION (SERE-C 2014), 2014, : 247 - 251
  • [26] Hierarchical Memory System Design for a Heterogeneous Multi-core Processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    APPLIED COMPUTING 2008, VOLS 1-3, 2008, : 1504 - 1508
  • [27] Heterogeneous Multi-Core System, synchronized by a Petri Processor on FPGA
    Pereyra, M.
    Gallia, N.
    Alasia, M.
    Micolini, O.
    IEEE LATIN AMERICA TRANSACTIONS, 2013, 11 (01) : 218 - 223
  • [28] Reconfigurable Many-Core Processor with Cache Coherence
    Han, Xing
    Jiang, Jiang
    Fu, Yuzhuo
    Wang, Chang
    COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2013, 2013, 396 : 198 - 207
  • [29] Data driven multi-core processor
    Bi, Z. (zhuo.bi@shu.edu.cn), 1600, Shanghai Jiaotong University (47):
  • [30] Research on Dynamic Cache Distribution Scheduling Algorithm on Multi-core Processors
    Zhou, Benhai
    Qiao, Jianzhong
    Lin, Shu-Kuan
    2009 INTERNATIONAL CONFERENCE ON E-BUSINESS AND INFORMATION SYSTEM SECURITY, VOLS 1 AND 2, 2009, : 1262 - 1265
12345