Research on Cache Coherence Key Technology in Multi-core Processor System

被引：0
|
作者：
Zhang, Su [1 ]
机构：
[1] Gansu Normal Univ Nationalities, Dept Comp Sci, Hezuo 747000, Gansu, Peoples R China
来源：
PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING AND COMPUTER SCIENCE (ICEEECS 2016) | 2016年 / 50卷
关键词：
Cache; Coherence Key Technology; Multi-core Processor System;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The multi-core processor integrates more than one computing core into a single processor and enhances the processor's computing performance through parallel computing of multiple cores. Single-chip multi-processor architecture is the area of concern. This paper briefly discusses the CMP multi-level Cache storage structure, the multi-level structure of the cache caused the consistency problem and the choice of consistency agreement has an important impact on CMP system performance. What kind of Cache consistency model is used and its design scheme are the main contents of this paper.
引用
收藏
页码：206 / 209
页数：4
相关论文
共 50 条
  • [11] Evaluation of Cache Coherence Protocols on Multi-Core Systems with Linear Workloads
    Jang, Yong J.
    Ro, Won W.
    2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL IV, 2009, : 342 - 345
  • [12] Predictable Cache Coherence for Multi-Core Real-Time Systems
    Hassan, Mohamed
    Kaushik, Anirudh M.
    Patel, Hiren
    PROCEEDINGS OF THE 23RD IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2017), 2017, : 235 - 246
  • [13] Runtime-Guided Cache Coherence Optimizations in Multi-core Architectures
    Manivannan, Madhavan
    Stenstrom, Per
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [14] Multi-core cache hierarchies
    Balasubramonian R.
    Jouppi N.
    Muralimanohar N.
    Synthesis Lectures on Computer Architecture, 2011, 17 : 1 - 155
  • [15] Research on Multi-Core Processor Analysis for WCET Estimation
    LUO Haoran
    HU Shuisong
    WANG Wenyong
    TANG Yuke
    ZHOU Junwei
    ZTE Communications, 2024, 22 (01) : 87 - 94
  • [16] Research on Task Scheduling Model for Multi-core Processor
    Man, Dapeng
    Yang, Wu
    Lu, Zeya
    ICCNS 2018: PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK SECURITY, 2018, : 129 - 133
  • [17] Increasing the Efficiency of an Embedded Multi-Core Bytecode Processor Using an Object Cache
    Zabel, Martin
    Preusser, Thomas B.
    Spallek, Rainer G.
    PROCEEDINGS OF THE 10TH INTERNATIONAL WORKSHOP ON JAVA TECHNOLOGIES FOR REAL-TIME AND EMBEDDED SYSTEMS, 2012, : 88 - 97
  • [18] A Parallel Memory System Model for Multi-core Processor
    Liu, Mengxiao
    Ji, Weixing
    Pu, Xing
    Li, Jiaxin
    NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 219 - 222
  • [19] Analysis of Multi-core Cache Coherence Protocols from Energy and Performance Perspective
    Joshi, Amit D.
    Indrajeet, S.
    Ramasubramanian, N.
    Begum, B. Shameedha
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 381 - 388
  • [20] Design and Implementation of Configurable Cache Coherence Protocol for Multi- Core Processor
    Chen Z.
    Zhou H.
    Feng Q.
    Deng R.
    Zhou, Hongwei (forrestszhw@sohu.com), 1600, Science Press (58): : 1166 - 1175
12345