A new multi-objective mathematical model for the high-level synthesis of integrated circuits

被引:5
作者
Aras, Necati [1 ]
Yurdakul, Arda [2 ]
机构
[1] Bogazici Univ, Dept Ind Engn, Istanbul, Turkey
[2] Bogazici Univ, Dept Comp Engn, Istanbul, Turkey
关键词
Integrated circuits; Multiobjective optimization; Mixed-integer linear programming; Pareto frontier; ALLOCATION;
D O I
10.1016/j.apm.2015.09.061
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
An integrated circuit contains millions of components, all of which have to fit in the reserved silicon area and fulfill a defined functionality within a specified amount of execution time. Therefore, the design of an effective integrated circuit is a nontrivial task. Actually, it can be considered as a multi-objective optimization problem with two conflicting objectives: minimizing the total execution time called latency and the total silicon area of the integrated circuit. The overall problem is composed of tightly-coupled subproblems, i.e., determining the allocation of operators that execute the operations, the assignment of operations to operators, and scheduling of the operations. We formulate a multi-objective mixed-integer linear programming model (MOMILP) to solve this complex problem. It is novel since it incorporates decisions about the so-called multiplexers, which are essential components of an integrated circuit. The proposed MOMILP model is solved exactly using an augmented epsilon-constrained method. This enables us to find all the Pareto optimal solutions and hence the Pareto frontier for a given problem instance within a reasonable amount of computation time. The minimum latency and minimum area solutions of our model are 13.20 and 7.24% better on the average than the model that ignores multiplexers. (C) 2015 Elsevier Inc. All rights reserved.
引用
收藏
页码:2274 / 2290
页数:17
相关论文
共 33 条
[1]  
[Anonymous], 1986, Multiple criteria optimization: Theory, computation, and application
[2]  
Caffarena G., 2010, P 18 IEEE IFIP INT C
[3]   Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits [J].
Caffarena, Gabriel ;
Constantinides, George A. ;
Cheung, Peter Y. K. ;
Carreras, Carlos ;
Nieto-Taladriz, Octavio .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (05) :339-343
[4]   Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs [J].
Caffarena, Gabriel ;
Lopez, Juan A. ;
Leyva, Gerardo ;
Carreras, Carlos ;
Nieto-Taladriz, Octavio .
INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2009, 2009
[5]  
Casseau E., 2009, P 9 INT C SYST ARCH
[6]  
Chen D., 2004, P 2004 AS S PAC DES
[7]  
Cong J., 2010, P DES AUT TEST EUR D
[8]  
Cong J., 2008, Proc. Design, P1057, DOI DOI 10.1145/1403375.1403629
[9]   Optimal datapath allocation for multiple-wordlength systems [J].
Constantinides, GA ;
Cheung, PYK ;
Luk, W .
ELECTRONICS LETTERS, 2000, 36 (17) :1508-1509
[10]  
Coussy P., 2008, EURASIP J EMBEDDED S, V2008, P11, DOI [10.1155/2008/9168672008, DOI 10.1155/2008/9168672008]