3D Technology Based Circuit and Architecture Design

被引:6
作者
Lu, Yi-Chang [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10764, Taiwan
来源
2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II | 2009年
关键词
INTEGRATION; MEMORY;
D O I
10.1109/ICCCAS.2009.5250319
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Package stacking, die stacking, wafer stacking, and device stacking are the four different types of three dimensional (3D) technology. Except for package stacking, the other three stacking techniques require special considerations when designing circuits and systems. In this paper, different stacking techniques will first be reviewed, followed by an introduction to the possible applications for 3D circuits and systems, including sensor systems, processor-memory systems, Network-on-Chip designs, and Field-Programmable Gate Arrays. The paper will also provide key design considerations in 3D circuits and systems, and use a sensor system as an example to summarize 3D design issues discussed.
引用
收藏
页码:1124 / 1128
页数:5
相关论文
共 23 条
[1]   EVALUATION OF A 3-DIMENSIONAL MEMORY CUBE SYSTEM [J].
BERTIN, CL ;
PERLMAN, DJ ;
SHANKEN, SN .
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (08) :1006-1011
[2]   A wafer-scale 3-D circuit integration technology [J].
Burns, James A. ;
Aull, Brian F. ;
Chen, Chenson K. ;
Chen, Chang-Lee ;
Keast, Craig L. ;
Knecht, Jeffrey M. ;
Suntharalingam, Vyshnavi ;
Warner, Keith ;
Wyatt, Peter W. ;
Yost, Donna-Ruth W. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) :2507-2516
[3]   A Strategic Technology Planning Framework: A Case of Taiwan's Semiconductor Foundry Industry [J].
Chen, Hongyi ;
Ho, Jonathan C. ;
Kocaoglu, Dundar F. .
IEEE TRANSACTIONS ON ENGINEERING MANAGEMENT, 2009, 56 (01) :4-15
[4]   Thermal via planning for 3-D ICs [J].
Cong, J ;
Zhang, Y .
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, :745-752
[5]  
DAVIS R, 2008, IEEE P MWCAS AUG, P438
[6]   New three-dimensional memory array architecture for future ultrahigh-density DRAM [J].
Endoh, T ;
Shinmei, K ;
Sakuraba, H ;
Masuoka, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) :476-483
[7]  
GU Q, 2007, ISSCC FEB, P448
[8]  
Jung SM, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P265
[9]  
Jung SM, 2006, INT EL DEVICES MEET, P503
[10]   Solitary eccrine syringofibroadenoma with prominent plasma cell infiltration [J].
Kim, Ji Yeon ;
Kim, You Chan ;
Lee, Eun-So .
JOURNAL OF DERMATOLOGY, 2007, 34 (02) :138-141