A reversible carry-look-ahead adder using control gates

被引:60
|
作者
Desoete, B [1 ]
De Vos, A [1 ]
机构
[1] Univ Ghent, Vakgrp Elekt Informatiesyst & Imec VZW, B-9000 Ghent, Belgium
关键词
reversible logic; carry-look-ahead adder; adiabatic addressing; control gate;
D O I
10.1016/S0167-9260(02)00051-2
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In principle, any reversible logic circuit can be built by using a single building block (having three logic inputs and three logic outputs). However, no simple synthesis tool is available to tell us how a particular logic operation has to be composed of such unit. We demonstrate that, for a flexible design, it is more advantageous to use a broad class of reversible gates, called control gates. They form a generalization of Feynman's three gates (i.e. the NOT, the CONTROLLED NOT, and the CONTROLLED CONTROLLED NOT). As an illustration, a 320-transistor reversible 4-bit carry-look-ahead adder in 0.8 mum c-MOS has been built. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:89 / 104
页数:16
相关论文
共 50 条
  • [1] NEGABINARY CARRY-LOOK-AHEAD ADDER AND FAST MULTIPLIER
    AGRAWAL, DP
    ELECTRONICS LETTERS, 1974, 10 (15) : 312 - 313
  • [2] Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates
    Maryam Rahmati
    Monireh Houshmand
    Masoud Houshmand Kaffashian
    Journal of Computational Electronics, 2017, 16 : 856 - 866
  • [3] Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates
    Rahmati, Maryam
    Houshmand, Monireh
    Kaffashian, Masoud Houshmand
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 856 - 866
  • [4] DESIGN AND OPTIMIZATION OF REVERSIBLE LOOK AHEAD CARRY ADDER AND CARRY SAVE ADDER
    Bhuvaneswary, N.
    Lakshmi, A.
    3C TECNOLOGIA, 2020, (SI): : 113 - 126
  • [5] Design and Simulation of 90 nm Threshold Logic Carry-Look-Ahead Adder
    AlSalem, Tasneem
    Nazzal, Lina
    Samara, Marah
    Sulieman, Mawahib Hussein
    2019 INTERNATIONAL ARAB CONFERENCE ON INFORMATION TECHNOLOGY (ACIT), 2019, : 283 - 286
  • [6] FTL Based Carry Look ahead Adder Design Using Floating Gates
    Murthy, P. H. S. T.
    Chaitanya, K.
    Rao, Malleswara, V
    CIRCUITS, SYSTEM AND SIMULATION, 2011, 7 : 149 - 153
  • [7] Optimized Carry Look-Ahead BCD Adder Using Reversible Logic
    Tiwari, Kanchan
    Khopade, Amar
    Jadhav, Pankaj
    TECHNOLOGY SYSTEMS AND MANAGEMENT, 2011, 145 : 260 - 265
  • [8] A Carry Look-ahead Adder Designed by Reversible Logic
    Wang, Junchao
    Choi, Ken
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 216 - 217
  • [9] BIT SEQUENTIAL MULTIPLIER USING CARRY-LOOK-AHEAD TECHNIQUE
    DONTHI, RV
    SINGH, H
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1983, 55 (03) : 411 - 416
  • [10] Design of a Compact Reversible Carry Look-Ahead Adder Using Dynamic Programming
    Lisa, Nusrat Jahan
    Babu, Hafiz Md. Hasan
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 238 - 243