Utilizing Quantum Dot Transistors with Programmable Threshold Voltages for Low-Power Mobile Computing

被引:1
作者
Wang, Shuo [1 ]
Dai, Jianwei [1 ]
Hasaneen, El-Sayed [2 ]
Wang, Lei [1 ]
Jain, Faquir [1 ]
机构
[1] Univ Connecticut, Storrs, CT 06269 USA
[2] Menia Univ, El Minia, Egypt
关键词
Low power; threshold voltage and quantum dot transistor; CHARGE-PUMP; OPTIMIZATION; CIRCUITS; IMPACT;
D O I
10.1145/1568485.1568489
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power consumption poses one of the fundamental barriers for deploying mobile computing devices in energy-constrained situations with varying operation conditions. In particular, leakage power is projected to increase exponentially in future semiconductor process nodes. This challenging problem is pressing for renewed focus on power-performance optimization at all levels of design abstract, from novel device structures to fundamental shifts in design paradigm. In this article, we propose to exploit the programmable threshold voltage quantum dot (QD) transistors to reduce leakage thereby improving the energy efficiency for mobile computing. The unique programmability and reconfigurability enabled by QD transistors extend our capability in design optimization for new power-performance trade-offs. Simulation results demonstrate the significant leakage reduction over conventional techniques.
引用
收藏
页数:19
相关论文
共 39 条
[1]   Design and optimization of multithreshold CMOS (MTCMOS) circuits [J].
Anis, M ;
Areibi, S ;
Elmasry, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (10) :1324-1342
[2]  
Blyth T., 1991, P 1991 IEEE INT SOLI, P192
[3]   Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration [J].
Bowman, KA ;
Duvall, SG ;
Meindl, JD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (02) :183-190
[4]   New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation [J].
Cao, Y ;
Sato, T ;
Orshansky, M ;
Sylvester, D ;
Hu, CM .
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, :201-204
[5]   Optimization of threshold voltage window under tunneling program/erase in nanocrystal memories [J].
Compagnoni, CM ;
Ielmini, D ;
Spinelli, AS ;
Lacaita, AL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (11) :2473-2481
[6]  
Fernandes A., 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224), p7.4.1, DOI 10.1109/IEDM.2001.979455
[7]  
Hamzaoglu F, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P60, DOI 10.1109/LPE.2002.1029542
[8]   On-chip high voltage charge pump in standard low voltage CMOS process [J].
Hasan, T ;
Lehmann, I ;
Kwok, CY .
ELECTRONICS LETTERS, 2005, 41 (15) :840-842
[9]  
HASANEEN E, 2004, THESIS U CONNECTICUT
[10]   Modeling of nonvolatile floating gate quantum dot memory [J].
Hasaneen, ES ;
Heller, E ;
Bansal, R ;
Huang, W ;
Jain, F .
SOLID-STATE ELECTRONICS, 2004, 48 (10-11) :2055-2059