A scalable system architecture for high-throughput turbo-decoders

被引：16

作者：

Thul, MJ ^{[1
]}

Gilbert, F ^{[1
]}

Vogt, T ^{[1
]}

Kreiselmaier, G ^{[1
]}

Wehn, N ^{[1
]}

机构：

[1] Univ Kaiserslautern, Microelect Syst Design Res Grp, D-67663 Kaiserslautern, Germany

来源：

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2005年 / 39卷 / 1-2期

关键词：

Turbo-Decoder; high-throughput; wireless; parallel decoding; interleaving; VLSI architectures;

D O I：

10.1023/B:VLSI.0000047272.75049.0e

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The need for higher data rates is ever rising as wireless communications standards move from the third to the fourth generation. Turbo-Codes are the prevalent channel codes for wireless systems due to their excellent forward error correction capability. So far research has mainly focused on components of high throughput Turbo-Decoders. In this paper we explore the Turbo-Decoder design space anew, both under system design and deep-submicron implementation aspects. Our approach incorporates all levels of design, from I/O behavior down to floorplaning taking deep-submicron effects into account. Its scalability allows to derive optimized architectures tailored to the given throughput and target technology. We present results for 3GPP compliant Turbo-Decoders beyond 100 Mbit/s synthesized on a 0.18 mum standard cell library.

引用

页码：63 / 77

页数：15

共 50 条

[41] High-throughput turbo decoder using pipelined parallel architecture and collision-free interleaver
Karim, S. M.
Chakrabarti, I.
IET COMMUNICATIONS, 2012, 6 (11) : 1416 - 1424
[42] TileNET: Scalable Architecture for High-throughput Ternary Convolution Neural Networks using FPGAs
Vikram, Sahu Sai
Pant, Vibha
Mody, Mihir
Purnaprajna, Madhura
2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 461 - 462
[43] Area-efficient high-throughput VLSI architecture for map-based turbo equalizer
Lee, SJ
Shanbhag, NR
Singer, AC
SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 87 - 92
[44] High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping
Camille Leroux
Christophe Jégo
Patrick Adde
Michel Jézéquel
Journal of Signal Processing Systems, 2009, 57 : 349 - 361
[45] High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping
Leroux, Camille
Jego, Christophe
Adde, Patrick
Jezequel, Michel
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 349 - 361
[46] Configurable and Scalable High Throughput Turbo Decoder Architecture for Multiple 4G Wireless Standards
Sun, Yang
Zhu, Yuming
Goel, Manish
Cavallaro, Joseph R.
2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 209 - +
[47] A Scalable Pipeline for High-Throughput Flow Cytometry
Wilson, Aaron C.
Moutsatsos, Ioannis K.
Yu, Gary
Pineda, Javier J.
Feng, Yan
Auld, Douglas S.
SLAS DISCOVERY, 2018, 23 (07) : 708 - 718
[48] Scalable High-Throughput and Low-Latency DVB-S2(x) LDPC Decoders on SIMD Devices
Le Gal, Bertrand
IEEE OPEN JOURNAL OF THE COMMUNICATIONS SOCIETY, 2024, 5 : 7216 - 7227
[49] Turbo coded modulation for high-throughput TDMA systems
Papadimitriou, PD
Varshney, P
IEEE VTC 53RD VEHICULAR TECHNOLOGY CONFERENCE, SPRING 2001, VOLS 1-4, PROCEEDINGS, 2001, : 1390 - 1394
[50] High-Throughput LDPC Decoding Architecture
Yang, Zhixing
Jiang, Nan
Peng, Kewu
Wang, Jintao
2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1378 - 1382

← 1 2 3 4 5 →