A scalable system architecture for high-throughput turbo-decoders

被引：16

作者：

Thul, MJ ^{[1
]}

Gilbert, F ^{[1
]}

Vogt, T ^{[1
]}

Kreiselmaier, G ^{[1
]}

Wehn, N ^{[1
]}

机构：

[1] Univ Kaiserslautern, Microelect Syst Design Res Grp, D-67663 Kaiserslautern, Germany

来源：

JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2005年 / 39卷 / 1-2期

关键词：

Turbo-Decoder; high-throughput; wireless; parallel decoding; interleaving; VLSI architectures;

D O I：

10.1023/B:VLSI.0000047272.75049.0e

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The need for higher data rates is ever rising as wireless communications standards move from the third to the fourth generation. Turbo-Codes are the prevalent channel codes for wireless systems due to their excellent forward error correction capability. So far research has mainly focused on components of high throughput Turbo-Decoders. In this paper we explore the Turbo-Decoder design space anew, both under system design and deep-submicron implementation aspects. Our approach incorporates all levels of design, from I/O behavior down to floorplaning taking deep-submicron effects into account. Its scalability allows to derive optimized architectures tailored to the given throughput and target technology. We present results for 3GPP compliant Turbo-Decoders beyond 100 Mbit/s synthesized on a 0.18 mum standard cell library.

引用

页码：63 / 77

页数：15

共 50 条

[1] A scalable system architecture for high-throughput turbo-decoders
Thul, MJ
Gilbert, F
Vogt, T
Kreiselmaier, G
Wehn, N
2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 152 - 158
[2] A Scalable System Architecture for High-Throughput Turbo-Decoders
Michael J. Thul
Frank Gilbert
Timo Vogt
Gerd Kreiselmaier
Norbert Wehn
Journal of VLSI signal processing systems for signal, image and video technology, 2005, 39 : 63 - 77
[3] Architecture-driven voltage scaling for high-throughput turbo-decoders
Gilbert, F
Wehn, N
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 379 - 388
[4] Scalable and area efficient concurrent interleaver for high throughput Turbo-Decoders
Speziali, F
Zory, J
PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 334 - 341
[5] FPGA implementation of parallel turbo-decoders
Thul, MJ
Wehn, N
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 198 - 203
[6] Implementation of scalable power and area efficient high-throughput Viterbi decoders
Gemmeke, T
Gansen, M
Noll, TG
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (07) : 941 - 948
[7] A high-throughput VLSI architecture for linear turbo equalization
Lee, SJ
Shanbhag, NR
CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 2142 - 2146
[8] Low complexity stopping criteria for UMTS turbo-decoders
Gilbert, F
Kienle, F
Wehn, N
57TH IEEE VEHICULAR TECHNOLOGY CONFERENCE, VTC 2003-SPRING, VOLS 1-4, PROCEEDINGS, 2003, : 2376 - 2380
[9] High-throughput LDPC decoders
Mansour, MM
Shanbhag, NR
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (06) : 976 - 996
[10] An efficient architecture for high speed turbo decoders
Abbasfar, A
Yao, K
2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL IV, PROCEEDINGS: SIGNAL PROCESSING FOR COMMUNICATIONS SPECIAL SESSIONS, 2003, : 521 - 524

← 1 2 3 4 5 →