Accurate Array-Based Measurement for Subthreshold-Current of MOS Transistors

被引:12
作者
Sato, Takashi [1 ]
Ueyama, Hiroyuki [2 ]
Nakayama, Noriaki [2 ]
Masu, Kazuya [2 ]
机构
[1] Kyoto Univ, Grad Sch Informat, Kyoto 6068501, Japan
[2] Tokyo Inst Technol, Integrated Res Inst, Yokohama, Kanagawa 2268503, Japan
关键词
Device characterization; subthresold current measurement; transistor array; THRESHOLD VOLTAGE; LENGTH; HUMP;
D O I
10.1109/JSSC.2009.2028944
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A MOS transistor-array structure for accurate subthreshold current characterization is presented. Two architectural improvements called LCS and PES, and measured data treatment called MCC are utilized. The LCS, leakage current cut-off switch, reduces unwanted leakage current of the non-target devices which masks the target leakage current. The PES, potential equalizing supply, further reduces the masking current by setting source and drain terminals of the LCS equal. The MCC, masking current cancellation, improves measurement accuracy by subtracting remaining masking current. The proposed circuit structure and the procedure virtually eliminate usual constraint on the number of transistors that can be present in an array. The array structure also offers greater flexibility in choosing a row-column aspect ratio and allows different types of MOS transistors to be interweaved. Experimental array design consisting of 1023 low threshold voltage devices demonstrated accurate measurement of subthreshold leakage current with precision of a few picoamperes.
引用
收藏
页码:2977 / 2986
页数:10
相关论文
共 26 条
[1]  
AGARWAL K, 2006, S VLSI CIRC, P67
[2]   Modeling and sizing for minimum energy operation in subthreshold circuits [J].
Calhoun, BH ;
Wang, A ;
Chandrakasan, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) :1778-1786
[3]  
DREGO N, 2008, P IEEE AS SOL STAT C, P393
[4]  
Drego N, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P281
[5]  
Hsu S., 2006, Proc. ISSCC, P1785
[6]   Evaluation of transistor property variations within chips on 300-mm wafers using a new MOSFET array test structure [J].
Izumi, N ;
Ozaki, H ;
Nakagawa, Y ;
Kasai, N ;
Arikado, T .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2004, 17 (03) :248-254
[7]   MEASUREMENT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH OF SUB-MICRON MOSFETS [J].
JAIN, S .
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1988, 135 (06) :162-164
[8]   Dependence of subthreshold hump and reverse narrow channel effect on the gate length by suppression of transient enhanced diffusion at trench isolation edge [J].
Jung, JW ;
Kim, JM ;
Son, JH ;
Lee, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B) :2136-2140
[9]   A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current [J].
Kawaguchi, H ;
Nose, K ;
Sakurai, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) :1498-1501
[10]   A process variation compensating technique for sub-90nm dynamic circuits [J].
Kim, CH ;
Roy, K ;
Hsu, S ;
Alvandpour, A ;
Krishnamurthy, RK ;
Borkar, S .
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, :205-206