PAM 4 Correlated Random Jitter Modelling for High Speed Links

被引：0
|
作者：
Ayub, Ali [1 ]
Morales, Aldo [1 ]
Agili, Sedig [1 ]
机构：
[1] Penn State Harrisburg, Middletown, PA 17057 USA
来源：
2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE) | 2017年
关键词：
jitter; PAM; 4; 8;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper an extension to the previous work done in the Jitter modeling for high speed communication links, is presented. For the technique called Bin Multiplication the work was done only for NRZ systems, we derived a new general equation to find the total number of combinations for any-level system: PAM4, PAM8, etc. Moreover, the bin multiplication algorithm is developed for correlated random jitter, modeled using correlated Gaussian probability density functions (pdfs). With this approach, a more generalized and accurate jitter modeling, for PAM 4 is provided.
引用
收藏
页数：2
相关论文
共 50 条
  • [41] Timing Recovery in High-Speed PAM-4 Transmission Systems
    Stojanovic, N.
    Karinou, Fotini
    Prodaniuc, Cristian
    Qiang, Zhang
    2016 24TH TELECOMMUNICATIONS FORUM (TELFOR), 2016, : 947 - 950
  • [42] Partial response THP for high-speed PAM-4 transmission
    Ke, Junchi
    Gao, Mingyi
    Chen, Bowen
    Shao, Weidong
    OPTICAL FIBER TECHNOLOGY, 2023, 81
  • [43] A Cluster-Based Method for Analysis of Jitter Effect on Signaling Performance of Nonlinear High-Speed Links
    Dou, Yuhang
    Jiao, Dan
    Yan, Jin
    Zhu, Jianfang
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2024, 72 (09) : 5106 - 5119
  • [44] System Level Power Supply Induced Jitter Suppression for multi-lane high speed serial links
    Kim, Goeun
    Lim, Doohee
    Das, Tamal
    Lee, Eunjung
    You, Sangin
    Proceedings - Electronic Components and Technology Conference, 2022, 2022-May : 1863 - 1868
  • [45] Effect of Improved Optimization of DFE Equalization on Crosstalk and Jitter in High Speed Links with Multi-level Signal
    Dikhaminjia, N.
    He, J.
    Deng, H.
    Tsiklauri, M.
    Drewniak, J.
    Chada, A.
    Mutnury, B.
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2101 - 2106
  • [46] A Zonotoped Macromodeling for Reachability Verification of Eye-diagram in High-speed I/O Links with Jitter
    Manoj, Sai P. D.
    Yu, Hao
    Gu, Chenji
    Zhuo, Cheng
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 696 - 701
  • [47] System Level Power Supply Induced Jitter Suppression for multi-lane high speed serial links
    Kim, Goeun
    Lim, Doohee
    Das, Tamal
    Lee, Eunjung
    You, Sangin
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1863 - 1868
  • [48] PBTI-Induced Random Timing Jitter in Circuit-Speed Random Logic
    Lu, Jiwu
    Jiao, Guangfan
    Vaz, Canute
    Campbell, Jason Paul
    Ryan, Jason Thomas
    Cheung, Kin P.
    Bersuker, Gennadi
    Young, Chadwin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3613 - 3618
  • [49] High Speed, Low-Jitter Level Shifter For High Speed ICs
    Vazgen, Melikyan Sh.
    Levon, Msryan G.
    Karen, Khachikyan T.
    Ara, Mkrtchyan E.
    2017 IEEE 37TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2017, : 175 - 177
  • [50] Analyze jitter to improve high-speed
    Lauterbach, M
    Wey, T
    IEEE SPECTRUM, 2000, 37 (07) : 62 - 67
12345