PAM 4 Correlated Random Jitter Modelling for High Speed Links

被引：0
|
作者：
Ayub, Ali [1 ]
Morales, Aldo [1 ]
Agili, Sedig [1 ]
机构：
[1] Penn State Harrisburg, Middletown, PA 17057 USA
来源：
2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE) | 2017年
关键词：
jitter; PAM; 4; 8;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper an extension to the previous work done in the Jitter modeling for high speed communication links, is presented. For the technique called Bin Multiplication the work was done only for NRZ systems, we derived a new general equation to find the total number of combinations for any-level system: PAM4, PAM8, etc. Moreover, the bin multiplication algorithm is developed for correlated random jitter, modeled using correlated Gaussian probability density functions (pdfs). With this approach, a more generalized and accurate jitter modeling, for PAM 4 is provided.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] RANDOM JITTER ELIMINATION FROM HIGH SPEED LINKS USING KALMAN FILTERING
    Ayub, Ali
    Morales, Aldo
    Agili, Sedig
    2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2018,
  • [2] Accurate Statistical Analysis of High-Speed Links with PAM-4 Modulation
    Dmitriev-Zdorov, Vladimir
    2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2015, : 199 - 201
  • [3] Polynomial Chaos modeling for jitter estimation in high-speed links
    Dolatsara, Majid Ahadi
    Yu, Huan
    Hejase, Jose Ale
    Becker, Wiren Dale
    Swaminathan, Madhavan
    2018 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2018,
  • [4] A New Method to Estimate Phases of Sinusoidal Jitter to Evaluate High-Speed Links
    Chang, Yu
    Madden, Chris
    Schmitt, Ralf
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 227 - 230
  • [5] An Analysis of Power Supply Induced Jitter for a Voltage Mode Driver in High Speed Serial Links
    Tripathi, Jai Narayan
    Sharma, Vijender Kumar
    Advani, Hiten
    Singh, Pratap Narayan
    Shrimali, Hitesh
    Malik, Rakesh
    2016 IEEE 20TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2016,
  • [6] Fast Jitter Tolerance Testing for High-Speed Serial Links in Post-Silicon Validation
    Viveros-Wacher, Andres
    Baca-Baylon, Ricardo
    Rangel-Patino, Francisco E.
    Silva-Cortes, Johana L.
    Vega-Ochoa, Edgar A.
    Rayas-Sanchez, Jose E.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (02) : 516 - 523
  • [7] Correlated M/G/1 Queue modelling of Jitter Buffer in TDMoIP
    Seshasayee, Usha Rani
    Rathinam, Manivasakan
    EIGHTH ADVANCED INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS (AICT 2012), 2012, : 191 - 196
  • [8] A Cluster-Based Method for Analysis of Jitter Effect on Signaling Performance of Nonlinear High-Speed Links
    Dou, Yuhang
    Jiao, Dan
    Yan, Jin
    Zhu, Jianfang
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2024, 72 (09) : 5106 - 5119
  • [9] PBTI-Induced Random Timing Jitter in Circuit-Speed Random Logic
    Lu, Jiwu
    Jiao, Guangfan
    Vaz, Canute
    Campbell, Jason Paul
    Ryan, Jason Thomas
    Cheung, Kin P.
    Bersuker, Gennadi
    Young, Chadwin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3613 - 3618
  • [10] Supply Noise Induced Jitter Reduction in Package Power Distributed Networks for 28 Gbps High Speed Serial Links
    Yang, Sheng-Fan
    Lin, Hunter
    Sun, Martin
    Wan, Steve S. A.
    2018 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC), 2018, : 384 - 386
12345