Polycrystalline silicon thin-film transistor with self-aligned SiGe raised source/drain

被引:19
|
作者
Peng, DZ [1 ]
Chang, TC
Shih, PS
Zan, HW
Huang, TY
Chang, CY
Liu, PT
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan
[2] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung 80424, Taiwan
[3] Natl Nano Device Lab, Hsinchu 300, Taiwan
关键词
D O I
10.1063/1.1528727
中图分类号
O59 [应用物理学];
学科分类号
摘要
We have fabricated a polycrystalline silicon thin-film transistor with self-aligned SiGe raised source/drain (SiGe-RSD TFT). The SiGe-RSD regions were grown selectively by ultrahigh vacuum chemical vapor deposition at 550 degreesC. It was observed that, with SiH4 and GeH4 gas flow rates of 5 and 2 sccm, respectively, the poly-SiGe could be selectively grown up to 100 nm for source/drain regions. The resultant transistor structure features an ultrathin active channel region (20 nm) and a self-aligned thick source/drain region (120 nm), which is ideally suited for optimum performance. The significant improvements in electrical characteristics, such as higher turn-on current, lower leakage current, and higher drain breakdown voltage have been observed in the SiGe-RSD TFT, compared to the conventional TFT counterpart. These results indicate that TFTs with SiGe raised source/drain structure would be highly promising for ultrathin TFTs applications. (C) 2002 American Institute of Physics.
引用
收藏
页码:4763 / 4765
页数:3
相关论文
共 50 条
  • [1] A Novel Self-Aligned Raised Source/Drain Polysilicon Thin-Film Transistor With a High-Current Structure
    Chien, Feng-Tso
    Chen, Chii-Wen
    Liao, Chien-Nan
    Lee, Tien-Chun
    Wang, Chi-Ling
    Cheng, Ching-Hwa
    Chiu, Hsien-Chin
    Tsai, Yao-Tsung
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (08) : 1080 - 1082
  • [2] Self-aligned nanocrystalline silicon thin-film transistor with deposited n+ source/drain layer
    Cheng, I-Chun
    Wagner, Sigurd
    AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY 2007, 2007, 989 : 255 - 260
  • [3] Bottom-gated metal-induced laterally crystallized silicon thin-film transistor with self-aligned raised source/drain
    Kang, Il-Suk
    Han, Shin-Hee
    Joo, Seung-Ki
    APPLIED PHYSICS LETTERS, 2007, 91 (09)
  • [4] A novel self-aligned polycrystalline silicon thin-film transistor using silicide layers
    Ryu, JI
    Kim, HC
    Kim, SK
    Jang, J
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (06) : 272 - 274
  • [6] A novel SiGe raised source/drain polycrystalline silicon thin-film transistor with improved on-current and larger breakdown voltage
    Peng, DZ
    Chang, TC
    Liu, CF
    Yeh, PH
    Liu, PT
    Chang, CY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (03): : 1164 - 1167
  • [7] A novel thin-film transistor with self-aligned field induced drain
    Lin, HC
    Yu, CM
    Lin, CY
    Yeh, KL
    Huang, TY
    Lei, TF
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (01) : 26 - 28
  • [8] SELF-ALIGNED POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS BY LASER IMPLANTATION
    COXON, P
    LLOYD, M
    MIGLIORATO, P
    APPLIED PHYSICS LETTERS, 1986, 48 (26) : 1785 - 1786
  • [9] A novel four-mask-step low-temperature polysilicon thin-film transistor with self-aligned raised source/drain (SARSD)
    Chang, Kow Ming
    Lin, Gin Min
    Chen, Cheng Guo
    Hsieh, Mon Fan
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (01) : 39 - 41
  • [10] A NOVEL FABRICATION METHOD FOR POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS WITH A SELF-ALIGNED LIGHTLY DOPED DRAIN STRUCTURE
    KOBAYASHI, K
    MURAI, H
    SAKAMOTO, T
    BAERT, K
    TOKIOKA, H
    SUGAWARA, T
    MASUTANI, Y
    NAMIZAKI, H
    NUNOSHITA, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (1B): : 469 - 473