High-performance flip-chip BGA based on multi-layer thin-film packaging technology

被引:0
|
作者
Shimoto, T [1 ]
Kikuchi, K [1 ]
Honda, H [1 ]
Kata, K [1 ]
Baba, K [1 ]
Matsui, K [1 ]
机构
[1] NEC Corp Ltd, Functional Mat Res Labs, Miyamae Ku, Kawasaki, Kanagawa 2168555, Japan
来源
2002 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS | 2002年 / 4931卷
关键词
flip chip; area array; BGA; high-density; multi-layer; packaging substrate;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The greater number of I/O pads and higher chip operational frequencies of recently-developed high-performance ASIC chips have created a strong demandfor high-density and high-performance flip-chip BGAs (Ball Grid Arrays). Our new concept flip-chip BGA, based on MLTF (Multi-Layer Thin-Film) packaging technology, satisfies these demands. The concept of MLTF packaging is to leave only a high-density, high-performance, multi-layer thin-film by mounting an LSI chip on a metal-base multi-layer thin-film substrate and removing the base metal plate. The MLTF packaging has the advantages of 1) good registration accuracy, which makes higher-density and finer-pitch pattering possible, 2) a through-hole-less structure that is highly suitable for high-speed and high-frequency applications, 3) excellent flip-chip mounting reliability, which makes higher-pin-count and finer-pitch area array flip-chip interconnection possible, 4) excellent reliability, supported by use of high Tg (Glass Transition Temperature) resin such as polyimides, and 5) a cost-effective design achieved as a result of fewer layers fabricated with fine-pitch patterning. We successfully developed a high-density flip-chip BGA prototype based on our MLTF packaging technology. The prototype comprises an LSI chip connected to approximately 2,500 bonding pads arranged in 240 ion pitch area array, and 1296 110 pads for BGA. The prototype flip-chip BGA excellent long-term reliability was demonstrated through a series of tests conducted on it.
引用
收藏
页码:10 / 15
页数:6
相关论文
共 50 条
  • [1] High performance coreless flip-chip BGA packaging technology
    Chang, David
    Wang, Y. P.
    Hsiao, C. S.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1765 - +
  • [2] High-density multi-layer thin-film packaging technology for high-performance ASIC chips
    Kikuchi, K
    Shimoto, T
    Honda, H
    Kata, K
    Matsui, K
    Morishige, S
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 242 - 247
  • [3] High-performance flip-chip BGA technology based on thin-core and coreless package substrate
    Koide, Masateru
    Fukuzono, Kenji
    Yoshimura, Hideaki
    Sato, Toshihisa
    Abe, Kenichiro
    Fujisaki, Hidehiko
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1869 - +
  • [4] High-performance flip-chip BGA technology based on thin-core and coreless package substrate
    Fujitsu Limited, Kawasaki 211-8588, Japan
    不详
    J. Jpn. Inst. Electron. Packag., 2008, 3 (212-216):
  • [5] MULTI-LAYER THIN-FILM SUBSTRATES FOR MULTI-CHIP PACKAGING
    CHAO, CC
    SCHOLZ, KD
    LEIBOVITZ, J
    COBARRUVIAZ, M
    CHANG, CC
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1989, 12 (02): : 180 - 184
  • [6] High-performance FCBGA based on multi-layer thin-substrate packaging technology
    Shimoto, T
    Kikuchi, K
    Baba, K
    Matsui, K
    Honda, H
    Kata, K
    NEC RESEARCH & DEVELOPMENT, 2003, 44 (03): : 213 - 218
  • [7] High-performance FCBGA based on multi-layer thin-substrate packaging technology
    Shimoto, T
    Kikuchi, K
    Baba, K
    Matsui, K
    Honda, H
    Kata, K
    MICROELECTRONICS RELIABILITY, 2004, 44 (03) : 515 - 520
  • [8] Study of package warp behavior for high-performance flip-chip BGA
    Sawada, Y
    Harada, K
    Fujioka, H
    MICROELECTRONICS RELIABILITY, 2003, 43 (03) : 465 - 471
  • [9] High-Performance Flip-Chip BGA Packages Reliability Prediction in Automotive Applications
    Chen, Bo-Heng
    Lai, Wei-Hong
    Kao, Chin-Li
    Wang, Alexce
    Hung, C. P.
    2024 13TH IEEE CPMT SYMPOSIUM JAPAN, ICSJ 2024, 2024, : 224 - 227
  • [10] Thin-Film Flip-Chip Assembly for High-Temperature Geothermal Application
    Fang, Kun
    Yu, Fang
    Johnson, R. Wayne
    Hamilton, Michael C.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (02): : 193 - 200