Criticality-driven Design Space Exploration for Mixed-Criticality Heterogeneous Parallel Embedded Systems

被引:1
作者
Muttillo, Vittoriano [1 ]
Valente, Giacomo [1 ]
Pomante, Luigi [1 ]
机构
[1] Ctr Excellence DEWS, Via Vetoio 1, Laquila, Italy
来源
PARMA-DITAM 2018: 9TH WORKSHOP ON PARALLEL PROGRAMMING AND RUNTIME MANAGEMENT TECHNIQUES FOR MANY-CORE ARCHITECTURES AND 7TH WORKSHOP ON DESIGN TOOLS AND ARCHITECTURES FOR MULTICORE EMBEDDED COMPUTING PLATFORMS | 2018年
关键词
HW/SW Co-Design; Heterogeneous Parallel Systems; Design Space Exploration; Mixed-Criticality Systems;
D O I
10.1145/3183767.3183782
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Heterogeneous platforms are becoming widely diffused in the embedded system area, mainly because of the opportunities to increase application execution performance and, at the same time, to optimize other orthogonal metrics. In such a context, the introduction of mixed-criticality constraints, while considering heterogenous parallel architectures, creates new challenges to industrial and academic research. The main design issue is related to a Design Space Exploration (DSE) approach able to cope with mixed-criticality constraints that typically limits the number of feasible solutions. So, this work(1) focuses on DSE for embedded systems based on heterogeneous parallel architectures and subjected to mixed-criticality constraints. In particular, it presents a criticality-driven evolutionary approach integrated into a reference Electronic System Level HW/SW Co-Design flow to support the designer of mixed-criticality embedded systems.
引用
收藏
页码:63 / 68
页数:6
相关论文
共 50 条
[41]   Resource Sharing in Multicore Mixed-Criticality Systems: Utilization Bound and Blocking Overhead [J].
Han, Jian-Jun ;
Tao, Xin ;
Zhu, Dakai ;
Yang, Laurence T. .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (12) :3626-3641
[42]   Fault-tolerant and real-time scheduling for mixed-criticality systems [J].
Risat Mahmud Pathan .
Real-Time Systems, 2014, 50 :509-547
[43]   Fault-tolerant and real-time scheduling for mixed-criticality systems [J].
Pathan, Risat Mahmud .
REAL-TIME SYSTEMS, 2014, 50 (04) :509-547
[44]   RTOS Solution for NoC-Based COTS MPSoC Usage in Mixed-Criticality Systems [J].
Avramenko, Serhiy ;
Violante, Massimo .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (01) :29-44
[45]   A fault-tolerant time-triggered scheduling algorithm of mixed-criticality systems [J].
Behera, Lalatendu .
COMPUTING, 2022, 104 (03) :577-599
[46]   An energy-efficient time-triggered scheduling algorithm for mixed-criticality systems [J].
Behera, Lalatendu ;
Bhaduri, Purandar .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2020, 24 (02) :79-109
[47]   LEC-MiCs: Low-Energy Checkpointing in Mixed-Criticality Multicore Systems [J].
Safari, Sepideh ;
Shokri, Shayan ;
Hessabi, Shaahin ;
Lotfi-kamran, Pejman .
ACM TRANSACTIONS ON CYBER-PHYSICAL SYSTEMS, 2025, 9 (01)
[48]   A fault-tolerant time-triggered scheduling algorithm of mixed-criticality systems [J].
Lalatendu Behera .
Computing, 2022, 104 :577-599
[49]   Safe and Secure Global Resource Management for Real-Time and Mixed-Criticality Systems [J].
Gala, Gautam ;
Fohler, Gerhard .
2021 IEEE INTERNATIONAL CONFERENCE ON COMPUTING (ICOCO), 2021, :84-90
[50]   Tolerating Permanent Faults With Low-Energy Overhead in Multicore Mixed-Criticality Systems [J].
Naghavi, Amin ;
Safari, Sepideh ;
Hessabi, Shaahin .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (02) :985-996