Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study

被引:42
作者
Reddy, GV [1 ]
Kumar, MJ [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India
关键词
silicon-on-insulator (SOI); double gate (DG) SOI MOSFET; channel engineering; single halo (SH);
D O I
10.1016/j.mejo.2004.06.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The novel features of an asymmetric double gate single halo (DG-SH) doped SOI MOSFET are explored theoretically and compared with a conventional asymmetric DG SOI MOSFET. The two-dimensional numerical simulation studies demonstrate that the application of single halo to the double gate structure results in threshold voltage roll-up, reduced DIBL, high drain output resistance, kink free output characteristics and increase in the breakdown voltage when compared with a conventional DG structure. For the first time, we show that the presence of single halo on the source side results in a step function in the surface potential, which screens the source side of the structure from the drain voltage variations. This work illustrates the benefits of high performance DG-SH SOI MOS devices over conventional DG MOSFET and provides an incentive for further experimental exploration. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:761 / 765
页数:5
相关论文
共 18 条
[1]   MODELING THE ANOMALOUS THRESHOLD VOLTAGE BEHAVIOR OF SUBMICROMETER MOSFETS [J].
ARORA, ND ;
SHARMA, MS .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (02) :92-94
[2]   Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review [J].
Chaudhry, A ;
Kumar, MJ .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) :99-109
[3]  
Cheng B., 1998, P IEEE, V18, P113
[4]  
CODELLA CF, 1985, HALO DOPING EFFECTS, P230
[5]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[6]   A MODEL FOR ANOMALOUS SHORT-CHANNEL BEHAVIOR IN SUBMICRON MOSFETS [J].
HANAFI, HI ;
NOBLE, WP ;
BASS, RS ;
VARAHRAMYAN, K ;
LII, Y ;
DALLY, AJ .
IEEE ELECTRON DEVICE LETTERS, 1993, 14 (12) :575-577
[7]  
HORI T, 1994, 0 1 MUM CMOS TECHNOL, P75
[8]  
HORIE H, 1991, FABRICATION DOUBLE G, P165
[9]   PHYSICAL-MECHANISM OF THE REVERSE SHORT-CHANNEL EFFECT IN MOS-TRANSISTORS [J].
HSU, ST ;
KALISH, IH ;
SUZUKI, K ;
KAWABATA, R ;
SHIBAYAMA, H .
SOLID-STATE ELECTRONICS, 1991, 34 (06) :605-608
[10]   Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs [J].
Kumar, MJ ;
Chaudhry, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (04) :569-574