Non-Volatile Nano-Electro-Mechanical Memory for Energy-Efficient Data Searching

被引：20

作者：

Kato, Kimihiko ^{[1
]}

Stojanovic, Vladimir ^{[1
]}

Liu, Tsu-Jae King ^{[1
]}

机构：

[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA

来源：

IEEE ELECTRON DEVICE LETTERS | 2016年 / 37卷 / 01期

基金：

日本学术振兴会; 美国国家科学基金会;

关键词：

Database computing; NEM switch; nonvolatile memory; data searching;

D O I：

10.1109/LED.2015.2504955

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A compact non-volatile nano-electro-mechanical memory (NV-NEMory) cell design together with a novel memory array architecture and operating scheme is proposed for real-time data searching applications. Performance characteristics of a vertically oriented NV-NEMory cell with a small layout area of 8F(2), where F is the minimum half-pitch, are investigated by static and transient device simulations. Data searching can be achieved directly in the memory by a two-step read operation, dramatically improving the latency and energy cost of each search query.

引用

页码：31 / 34

页数：4

共 11 条

[1]

[Anonymous], 2013, COV MEMS US GUID

[2]

Hutchby J., 2010, ASS POT MAT SEL EM R

[3]

Natarajan S., 2014, 2014 IEEE International Electron Devices Meeting (IEDM), DOI 10.1109/IEDM.2014.7046976

[4]

Nguyen X.-T., 2015, P INT C INT CIRC DES, P9

[5] The enhanced photoresist shrink process technique toward 22nm node [J].

Oyama, Kenichi ;

Yamauchi, Shohei ;

Yabe, Kazuo ;

Hara, Arisa ;

Natori, Sakurako ;

Yaegashi, Hidetami .

ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVIII, 2011, 7972

[6]

Park J, 2009, PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, P105, DOI 10.1109/VTSA.2009.5159312

[7] Scaling Limits of Electrostatic Nanorelays [J].

Pawashe, Chytra ;

Lin, Kevin ;

Kuhn, Kelin J. .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (09) :2936-2942

[8] Energy-Efficient Non-Boolean Computing With Spin Neurons and Resistive Memory [J].

Sharad, Mrigank ;

Fan, Deliang ;

Aitken, Kyle ;

Roy, Kaushik .

IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (01) :23-34

[9] A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme [J].

Sohn, Kyomin ;

Na, Taesik ;

Song, Indal ;

Shim, Yong ;

Bae, Wonil ;

Kang, Sanghee ;

Lee, Dongsu ;

Jung, Hangyun ;

Hyun, Seokhun ;

Jeoung, Hanki ;

Lee, Ki-Won ;

Park, Jun-Seok ;

Lee, Jongeun ;

Lee, Byunghyun ;

Jun, Inwoo ;

Park, Juseop ;

Park, Junghwan ;

Choi, Hundai ;

Kim, Sanghee ;

Chung, Haeyoung ;

Choi, Young ;

Jung, Dae-Hee ;

Kim, Byungchul ;

Choi, Jung-Hwan ;

Jang, Seong-Jin ;

Kim, Chi-Wook ;

Lee, Jung-Bae ;

Choi, Joo Sun .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (01) :168-177

[10]

Xu N., 2014, 2014 IEEE International Electron Devices Meeting, P28

← 1 2 →