A 21.6-30.3 GHz injection-locked frequency tripler with Darlington injection for 5G communication systems

被引:3
作者
Li, Zhen [1 ]
Li, Zhenrong [1 ]
Quan, Xing [2 ]
Wang, Zeyuan [1 ]
Zhuang, Yiqi [1 ]
机构
[1] Xidian Univ, Sch Microelect, Xian, Shaanxi, Peoples R China
[2] Xidian Univ, Sch Mechanoelect Engn, Xian, Peoples R China
基金
中国国家自然科学基金; 中国博士后科学基金;
关键词
Darlington; fifth generation (5G); frequency multiplier; frequency tripler; fundamental rejection; injection locked; locking range (LR); LOCKING-RANGE; DETECTOR; DIVIDER; TIME;
D O I
10.1002/cta.2929
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes an injection locked frequency tripler which can cover 27 GHz frequency band of the fifth generation communication. By adopting the Darlington cell as injectors, the injection current is improved greatly and thus obtains a wide locking range. In addition, an inductive peaking technique is proposed to enhance the fundamental rejection and further improve the locking range. Implemented in 0.13 mu m Complementary Metal Oxide Semiconductor (CMOS) technology, the post-layout simulation in collaboration with electromagnetic simulation is used to validate the proposed injection locked frequency tripler. The Precess Voltage Temperature (PVT) and Monte Carlo analysis are also performed to check the robustness of the circuit. At 0 dBm injection power, the injection locked frequency triple displays a 33.5% locking range and larger than 27 dB fundamental rejection, while consumes 8.3 mW from 1.2 V supply voltage. The core area is 0.56 x 0.23 mm(2).
引用
收藏
页码:476 / 486
页数:11
相关论文
共 21 条
[1]   Design and analysis of a millimeter-wave injection locked frequency divider with transconductance boosting technique [J].
Abomaashzadeh, Mahsa ;
Nabavi, Abdolreza ;
Saeedi, Saeed .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (04) :855-867
[2]   A 39-GHz Frequency Tripler With >40-dBc Harmonic Rejection for 5G Communication Systems in 28-nm Bulk CMOS [J].
Bassi, Matteo ;
Boi, Giovanni ;
Padovan, Fabio ;
Fritzin, Jonas ;
Di Martino, Stefano ;
Knauder, Daniel ;
Bevilacqua, Andrea .
IEEE SOLID-STATE CIRCUITS LETTERS, 2019, 2 (09) :107-110
[3]   Designs of K-Band Divide-by-2 and Divide-by-3 Injection-Locked Frequency Divider With Darlington Topology [J].
Chien, Kuan-Hsiu ;
Chen, Jian-Ying ;
Chiou, Hwann-Kaeo .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2015, 63 (09) :2877-2888
[4]  
Ghouchani SS, 2010, IEEE RAD FREQ INTEGR, P65, DOI 10.1109/RFIC.2010.5477262
[5]   An 82-107.6-GHz Integer-N ADPLL Employing a DCO With Split Transformer and Dual-Path Switched-Capacitor Ladder and a Clock-Skew-Sampling Delta-Sigma TDC [J].
Huang, Zhiqiang ;
Luong, Howard C. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (02) :358-367
[6]   A 57-74-GHz Tail-Switching Injection-Locked Frequency Tripler in 28-nm CMOS [J].
Iotti, Lorenzo ;
LaCaille, Greg ;
Niknejad, Ali M. .
IEEE SOLID-STATE CIRCUITS LETTERS, 2019, 2 (09) :115-118
[7]   A 2.3-mW 26.3-GHz Gm-Boosted Differential Colpitts VCO With 20% Tuning Range in 65-nm CMOS [J].
Kashani, Milad Haghi ;
Molavi, Reza ;
Mirabbasi, Shahriar .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2019, 67 (04) :1556-1565
[8]   A design of a 5.6 GHz frequency synthesizer with switched bias LIT VCO and low noise on-chip LDO regulator for 5G applications [J].
Kim, SungJin ;
Cheon, Ji-Hyeon ;
Lee, DongSoo ;
Pu, YoungGun ;
Yoo, Sang-Sun ;
Lee, Minjae ;
Hwang, Keum Cheol ;
Yang, Youngoo ;
Lee, Kang-Yoon .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (11) :1856-1868
[9]   A faster phase frequency detector using transmission gate-based latch for the reduced response time of the PLL [J].
Koithyar, Aravinda ;
Ramesh, T. K. .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (04) :842-854
[10]   A 57-78 GHz Frequency Tripler MMIC in 65-nm CMOS [J].
Lee, You-Tang ;
Hsiao, Yuan-Hung ;
Wang, Huei .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2016, 26 (09) :723-725