On the performance of single-gated ultrathin-body SOI Schottky-barrier MOSFETs

被引:68
作者
Knoch, Joachim [1 ]
Zhang, Min
Mantl, Siegfried
Appenzeller, J.
机构
[1] Inst Thin Films & Interfaces, ISGI IT, D-52454 Julich, Germany
[2] Ctr Nanoelect Syst Informat Technol, D-52454 Julich, Germany
[3] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
carrier injection; Schottky-barrier MOSFET; threshold voltage shift; ultrathin body SOI;
D O I
10.1109/TED.2006.877262
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The authors study the dependence of the performance of silicon-on-insulator (SOI) Schottky-barrier (SB) MOSFETs on the SOI body thickness and show a performance improvement for decreasing SOI thickness. The inverse subthreshold slopes S extracted from the experiments are compared with simulations and an analytical approximation. Excellent agreement between experiment, simulation, and analytical approximation is found, which shows that S scales approximately as the square root of the gate oxide and the SOI thickness. In addition, the authors study the impact of the SOI thickness on the variation of the threshold voltage V-th of SOI SB-MOSFETs and find a non-monotonic behavior of V-th. The results show that to avoid large threshold voltage variations and achieve high-performance devices, the gate oxide thickness should be as small as possible, and the SOI thickness should be similar to 3 nm.
引用
收藏
页码:1669 / 1674
页数:6
相关论文
共 25 条
[1]   ANALYTICAL 2-DIMENSIONAL MODELING FOR POTENTIAL DISTRIBUTION AND THRESHOLD VOLTAGE OF THE SHORT-CHANNEL FULLY DEPLETED SOI (SILICON-ON-INSULATOR) MOSFET [J].
AGGARWAL, V ;
KHANNA, MK ;
SOOD, R ;
HALDAR, S ;
GUPTA, RS .
SOLID-STATE ELECTRONICS, 1994, 37 (08) :1537-1542
[2]  
Appenzeller J, 2000, ELECTROCHEM SOLID ST, V3, P84, DOI 10.1149/1.1390965
[3]   THRESHOLD VOLTAGE MODEL FOR DEEP-SUBMICROMETER FULLY DEPLETED SOI MOSFETS [J].
BANNA, SR ;
CHAN, PCH ;
KO, PK ;
NGUYEN, CT ;
CHAN, MS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) :1949-1955
[4]   New current-defined threshold voltage model from 2D potential distribution calculations in MOSFETs [J].
Biesemans, S ;
Kubicek, S ;
DeMeyer, K .
SOLID-STATE ELECTRONICS, 1996, 39 (01) :43-48
[5]  
Datta S., 1997, ELECT TRANSPORT MESO
[6]   High-speed Schottky-barrier pMOSFET with fT=280 GHz [J].
Fritze, M ;
Chen, CL ;
Calawa, S ;
Yost, D ;
Wheeter, B ;
Wyatt, P ;
Keast, CL ;
Snyder, J ;
Larson, J .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (04) :220-222
[7]   A computational study of thin-body, double-gate, Schottky barrier MOSFETs [J].
Guo, J ;
Lundstrom, MS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (11) :1897-1902
[8]   Characteristics of erbium-silicided n-type Schottky barrier tunnel transistors [J].
Jang, M ;
Oh, J ;
Maeng, S ;
Cho, W ;
Lee, S ;
Kang, K ;
Park, K .
APPLIED PHYSICS LETTERS, 2003, 83 (13) :2611-2613
[9]  
KEDZIERSKI J, 2000, IEDM, P57, DOI DOI 10.1109/IEDM.2000.904258
[10]  
KINOSHITA A, 2004, VLSI S, P167