An ultra low voltage SOI CMOS pass-gate logic

被引：0

作者：

Fuse, T ^{[1
]}

Oowaki, Y ^{[1
]}

Terauchi, M ^{[1
]}

Watanabe, S ^{[1
]}

Yoshimi, M ^{[1
]}

Ohuchi, K ^{[1
]}

Matsunaga, J ^{[1
]}

机构：

[1] TOSHIBA CO LTD, MICROELECT ENGN LAB, KAWASAKI, KANAGAWA 210, JAPAN

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 1997年 / E80C卷 / 03期

关键词：

SOI; 0.5 V operation; ultra low voltage; pass-gate logic; body bias control;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An ultra low voltage CMOS pass-gate logic using body-bias controlled SOI MOSFETs has been developed. The logic is composed of gate-body connected SOI pass-gates and a CMOS buffer with the body-bias controlled by the complementary double-rail input. The full-adder using the proposed logic improved the lowest operation voltage by 27%, compared with the SOI CPL (Complementary Pass-Gate Logic). For a 16 X 16 bit multiplier, the power-delay product achieved 70 pJ (including 50 pF I/O) at 0.5 V power supply, which was more than 1 order of magnitude improvement over the bulk CPL.

引用

页码：472 / 477

页数：6

共 50 条

[41] A bulk-driven differential CMOS schmitt trigger with adjustable hysteresis for ultra-low-voltage operation
Nejati, Ali
Radfar, Sara
Amiri, Parviz
Maghami, Mohammad Hossein
MICROELECTRONICS JOURNAL, 2021, 114
[42] A 'Self-Body-Biased' SOI MOSFET: A novel body-voltage-controlled SOI MOSFET for low voltage applications
Terauchi, M
Funakoshi, S
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2014 - 2019
[43] ROBUST LOW-POWER CMOS PRECHARGE LOGIC
Mirmotahari, O.
Berg, Y.
2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
[44] Comparison of MOCVD- and ALD-Deposited HfZrO4 Gate Dielectrics for 32-nm High-Performance Logic SOI CMOS Technologies
Kelwing, Torben
Naumann, Andreas
Trentzsch, Martin
Trui, Bernhard
Herrmann, Lutz
Mutas, Sergej
Graetsch, Falk
Carter, Rick
Stephan, Rolf
Kuecher, Peter
Hansch, Walter
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (10) : 1149 - 1151
[45] LOW-VOLTAGE OPERATION OF A HIGH-RESISTIVITY LOAD SOI SRAM CELL BY REDUCED BACK-GATE-BIAS EFFECT
YAMAGUCHI, Y
TAKAHASHI, J
YAMAGUCHI, T
WADA, T
IWAMATSU, T
JOACHIM, HO
INOUE, Y
NISHIMURA, T
TSUBOUCHI, N
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (07) : 812 - 817
[46] Negative Capacitance Enhanced All Spin Logic Devices With an Ultra-Low 1 mV Working Voltage
Gao, Tianqi
Zeng, Lang
Zhang, Deming
Qin, Xiaowan
Long, Mingzhi
Zhang, Yue
Lin, Xiaoyang
Zhang, Youguang
Zhao, Weisheng
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 245 - 249
[47] High tolerance to gate misalignment in low voltage gate-underlap double gate MOSFETs
Kranti, Abhinav
Armstrong, G. Alastair
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 503 - 505
[48] Ultra-high temperature (> 300°C) suspended thermodiode in SOI CMOS technology
Santra, S.
Udrea, F.
Guha, P. K.
Ali, S. Z.
Haneef, I.
MICROELECTRONICS JOURNAL, 2010, 41 (09) : 540 - 546
[49] Design and Performance Analysis of Ultra-Low Voltage Rail-to-Rail Comparator in 130 nm CMOS Technology
Nagy, L.
Arbet, D.
Kovac, M.
Potocny, M.
Stopjakova, V
2018 IEEE 21ST INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2018, : 51 - 54
[50] Dynamic Properties Of Ultra Low-Voltage Rail-to-Rail Comparator Designed In 130 nm CMOS Technology
Nagy, Lukas
Arbet, Daniel
Kovac, Martin
Potocny, Miroslav
Sovcik, Michal
Stopjakova, Viera
2020 23RD INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2020), 2020,

← 1 2 3 4 5 →