An ultra low voltage SOI CMOS pass-gate logic

被引：0

作者：

Fuse, T ^{[1
]}

Oowaki, Y ^{[1
]}

Terauchi, M ^{[1
]}

Watanabe, S ^{[1
]}

Yoshimi, M ^{[1
]}

Ohuchi, K ^{[1
]}

Matsunaga, J ^{[1
]}

机构：

[1] TOSHIBA CO LTD, MICROELECT ENGN LAB, KAWASAKI, KANAGAWA 210, JAPAN

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 1997年 / E80C卷 / 03期

关键词：

SOI; 0.5 V operation; ultra low voltage; pass-gate logic; body bias control;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An ultra low voltage CMOS pass-gate logic using body-bias controlled SOI MOSFETs has been developed. The logic is composed of gate-body connected SOI pass-gates and a CMOS buffer with the body-bias controlled by the complementary double-rail input. The full-adder using the proposed logic improved the lowest operation voltage by 27%, compared with the SOI CPL (Complementary Pass-Gate Logic). For a 16 X 16 bit multiplier, the power-delay product achieved 70 pJ (including 50 pF I/O) at 0.5 V power supply, which was more than 1 order of magnitude improvement over the bulk CPL.

引用

页码：472 / 477

页数：6

共 50 条

[1] Threshold voltage control using floating back gate for ultra-thin-film SOI CMOS
Fujino, S
Tsuruta, K
Asai, A
Hattori, T
Hamakawa, Y
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (12) : 1773 - 1778
[2] An ultra low-voltage ultra low-power CMOS threshold voltage reference
Ferreira, Luis H. C.
Pimenta, Tales C.
Moreno, Robson L.
IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (10): : 2044 - 2050
[3] Ultra-Low-Voltage CMOS Crystal Oscillators
Siniscalchi, Mariana
Silveira, Fernando
Galup-Montoro, Carlos
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (06) : 1846 - 1856
[4] An ultra-low-voltage ultra-low-power CMOS active mixer
Amir Hossein Masnadi Shirazi
Shahriar Mirabbasi
Analog Integrated Circuits and Signal Processing, 2013, 77 : 513 - 528
[5] An ultra-low-voltage ultra-low-power CMOS active mixer
Shirazi, Amir Hossein Masnadi
Mirabbasi, Shahriar
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (03) : 513 - 528
[6] Digital Ultra Low Voltage High Speed Logic
Mirmotahari, Omid
Berg, Yngvar
IMECS 2009: INTERNATIONAL MULTI-CONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2009, : 1454 - 1458
[7] An Ultra Low Voltage Ultra Low Power CMOS UWB LNA Using Forward Body Biasing
Dehqan, Alireza
Kargaran, Ehsan
Mafinezhad, Khalil
Nabovati, Hooman
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 266 - 269
[8] Ultra low-voltage floating-gate (FGUVMOS) amplifiers
Berg, Y
Næss, O
Hovin, ME
Gundersen, H
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 26 (01) : 63 - 73
[9] High-Speed Dynamic Dual-Rail Ultra Low Voltage Static CMOS Logic operating at 300 mV
Mirmotahari, Omid
Dadashi, Ali
Azadmehr, Mehdi
Berg, Yngvar
2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2016,
[10] HIGH-SPEED AND LOW-POWER N(+)-P(+) DOUBLE-GATE SOI CMOS
SUZUKI, K
TANAKA, T
TOSAKA, Y
HORIE, H
SUGII, T
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 360 - 367

← 1 2 3 4 5 →