共 26 条
[1]
Nanoelectromechanical Logic and Memory Devices
[J].
ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT,
2009, 19 (01)
:49-59
[2]
Amponsah K., 2010, 5 IEEE INT C NAN MOL, P985
[3]
Boodhoo L, 2013, 2013 8TH ANNUAL IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (IEEE NEMS 2013), P558
[4]
Cao J., 2012, IEEE 25 INT C MICR S, P188
[5]
Chan I. W. T., 1999, IEEE CAN C EL COMP E, P1637
[6]
Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/NNANO.2010.15, 10.1038/nnano.2010.15]
[8]
Ghiass M.A., 2012, 12 IEEE INT C NAN, P1
[9]
Hinchet R., 2011, S DES TEST INT PACK, P348
[10]
ITRS, 2013, EM RES DEV CHAPT