Synthesis of Reversible Logic Circuit Using a Species Conservation Method

被引:0
|
作者
Wang, Xiaoxiao [1 ,2 ]
Jiao, Licheng [1 ]
Wang, Xiaoxiao [1 ,2 ]
机构
[1] Xidian Univ, Int Res Ctr Intelligent Percept & Computat, Minist Educ, Key Lab Intelligent Percept & Image Understanding, Xian, Shaanxi Provinc, Peoples R China
[2] Xian Shiyou Univ, Sch Comp Sci, Xian, Shaanxi Provinc, Peoples R China
基金
中国国家自然科学基金;
关键词
synthesis of reversible logic circuit; variable-legnth representation; multimodal optimization; speices conservation; MULTIMODAL OPTIMIZATION; GENETIC ALGORITHM;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper aims to propose a modified species conservation technique for reversible logic circuits synthesis which is characterized by multimodal and large search space. The species conservation technique is tailored to adapt the uncertainty caused by the variable length representation. The different species is divided according to a new similarity definition and the similarity threshold is dynamically adjusted with the increasing of the chromosome length to ensure the search space exploring. A species elimination and restart search are conducted to avoid redundant search when a species converged. The same reproduction probability, other than that proportionate to its ranking, is given to different species. Experiments have been performed on a series of benchmark test functions. Comparison is primarily conducted to show the superior performance different to the basic evolutionary algorithm without species conservation mechanism and the original species conservation method.
引用
收藏
页码:637 / 641
页数:5
相关论文
共 50 条
  • [21] Hierarchical Reversible Logic Synthesis Using LUTs
    Soeken, Mathias
    Roetteler, Martin
    Wiebe, Nathan
    De Micheli, Giovanni
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [22] Unlocking Efficiency and Scalability of Reversible Logic Synthesis using Conventional Logic Synthesis
    Soeken, Mathias
    Chattopadhyay, Anupam
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [23] Reversible Circuit Synthesis using Evolutionary Algorithm
    Datta, Kamalika
    Sengupta, Indranil
    Rahaman, Hafizur
    2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,
  • [24] The decomposition of an arbitrary reversible logic circuit
    De Vos, Alexis
    Van Rentergem, Yvan
    De Keyser, Koen
    JOURNAL OF PHYSICS A-MATHEMATICAL AND GENERAL, 2006, 39 (18): : 5015 - 5035
  • [25] An improved KFDD based reversible circuit synthesis method
    Bu, Dengli
    Wang, Pengjun
    INTEGRATION-THE VLSI JOURNAL, 2019, 69 : 251 - 265
  • [26] LOGIC-CIRCUIT SYNTHESIS USING PROLOG
    UEHARA, T
    KAWATO, N
    NEW GENERATION COMPUTING, 1983, 1 (02) : 187 - 193
  • [27] Online testable reversible logic circuit design using NAND blocks
    Vasudevan, DP
    Lala, PK
    Parkerson, JP
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 324 - 331
  • [28] Implementation of sequential circuit using feynman and fredkin reversible logic gates
    Krishna, K. Bala
    Ramesh, A. Puma
    INTERNATIONAL CONFERENCE ON COMPUTER VISION AND MACHINE LEARNING, 2019, 1228
  • [29] Synthesis of reversible logic
    Agrawal, A
    Jha, NK
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1384 - 1385
  • [30] Reversible Circuit Synthesis Using ACO and SA Based Quine-McCluskey Method
    Sarkar, Mayukh
    Ghosal, Prasun
    Mohanty, Saraju P.
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 416 - 419