Synthesis of Reversible Logic Circuit Using a Species Conservation Method

被引:0
|
作者
Wang, Xiaoxiao [1 ,2 ]
Jiao, Licheng [1 ]
Wang, Xiaoxiao [1 ,2 ]
机构
[1] Xidian Univ, Int Res Ctr Intelligent Percept & Computat, Minist Educ, Key Lab Intelligent Percept & Image Understanding, Xian, Shaanxi Provinc, Peoples R China
[2] Xian Shiyou Univ, Sch Comp Sci, Xian, Shaanxi Provinc, Peoples R China
基金
中国国家自然科学基金;
关键词
synthesis of reversible logic circuit; variable-legnth representation; multimodal optimization; speices conservation; MULTIMODAL OPTIMIZATION; GENETIC ALGORITHM;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper aims to propose a modified species conservation technique for reversible logic circuits synthesis which is characterized by multimodal and large search space. The species conservation technique is tailored to adapt the uncertainty caused by the variable length representation. The different species is divided according to a new similarity definition and the similarity threshold is dynamically adjusted with the increasing of the chromosome length to ensure the search space exploring. A species elimination and restart search are conducted to avoid redundant search when a species converged. The same reproduction probability, other than that proportionate to its ranking, is given to different species. Experiments have been performed on a series of benchmark test functions. Comparison is primarily conducted to show the superior performance different to the basic evolutionary algorithm without species conservation mechanism and the original species conservation method.
引用
收藏
页码:637 / 641
页数:5
相关论文
共 50 条
  • [1] Reversible logic circuit synthesis
    Shende, VV
    Prasad, AK
    Markov, IL
    Hayes, JP
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 353 - 360
  • [2] Synthesis of full-adder circuit using reversible logic
    Babu, HH
    Islam, R
    Chowdhury, SMA
    Chowdhury, AR
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 757 - 760
  • [3] A Synthesis Method of Quantum Reversible Logic Circuit Based on Elementary Qutrit Quantum Logic Gates
    Fan, Fuyou
    Yang, Guowu
    Yang, Gang
    Hung, William N. N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (08)
  • [4] Reversible Logic Circuit Synthesis and Optimization using Adaptive Genetic Algorithm
    Sasamal, Trailokya Nath
    Singh, Ashutosh Kumar
    Mohan, Anand
    PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS, 2015, 70 : 407 - 413
  • [5] Synthesis of Balanced Ternary Reversible Logic Circuit
    Mondal, Bikromadittya
    Sarkar, Pradyut
    Saha, Pranay Kumar
    Chakraborty, Susanta
    2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 334 - 339
  • [6] Synthesis of Balanced Quaternary Reversible Logic Circuit
    Meena, Jitesh Kumar
    Jain, Sushil Chandra
    Gupta, Hitesh
    Gupta, Shubham
    2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015), 2015,
  • [7] Division Circuit Using Reversible Logic Gates
    Gassoumi, Ismail
    Touil, Lamjed
    Ouni, Bouraoui
    2018 INTERNATIONAL CONFERENCE ON ADVANCED SYSTEMS AND ELECTRICAL TECHNOLOGIES (IC_ASET), 2017, : 60 - 65
  • [8] Reversible Logic Circuit Synthesis using Genetic Algorithm and Particle Swarm Optimization
    Manna, Papiya
    Kole, Dipak K.
    Rahaman, Hafizur
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 246 - 250
  • [9] Synthesis design method of reversible logic circuit based on kronecker functional decision diagram
    Wang, Y.-R. (wangyrac@nuaa.edu.cn), 1600, Chinese Institute of Electronics (42):
  • [10] A synthesis method for MVL reversible logic
    Miller, DM
    Dueck, GW
    Maslov, D
    34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 74 - 80