Fixed Pattern Noise Reduction and Linearity Improvement in Time-Mode CMOS Image Sensors

被引：10

作者：

Klosowski, Miron ^{[1
]}

Sun, Yichuang ^{[2
]}

机构：

[1] Gdansk Univ Technol, Fac Elect Telecommun & Informat, 11-12 Gabriela Narutowicza St, PL-80233 Gdansk, Poland

[2] Univ Hertfordshire, Sch Engn & Comp Sci, Hatfield AL10 9AB, Herts, England

来源：

SENSORS | 2020年 / 20卷 / 20期

关键词：

image sensor; fixed pattern noise; gain correction; offset correction; integral nonlinearity correction; time-mode ADC; ARRAY; OPTIMIZATION; ARCHITECTURE; DESIGN; ADC;

D O I：

10.3390/s20205921

中图分类号：

O65 [分析化学];

学科分类号：

070302 ; 081704 ;

摘要：

In the paper, a digital clock stopping technique for gain and offset correction in time-mode analog-to-digital converters (ADCs) has been proposed. The technique is dedicated to imagers with massively parallel image acquisition working in the time mode where compensation of dark signal non-uniformity (DSNU) as well as photo-response non-uniformity (PRNU) is critical. Fixed pattern noise (FPN) reduction has been experimentally validated using 128-pixel CMOS imager. The reduction of the PRNU to about 0.5 LSB has been achieved. Linearity improvement technique has also been proposed, which allows for integral nonlinearity (INL) reduction to about 0.5 LSB. Measurements confirm the proposed approach.

引用

页码：1 / 16

页数：16

共 50 条

[11] A numerical analysis of a CMOS image sensor with a simple fixed-pattern-noise-reduction technology
Yonemoto, Kazuya
Sumi, Hirofumi
Ohba, Yoshikazu
Kawarada, Hiroshi
Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2002, 56 (04): : 670 - 678
[12] On Noise in Time Delay Integration CMOS Image Sensors
Levski, Deyan
Choubey, Bhaskar
SILICON PHOTONICS AND PHOTONIC INTEGRATED CIRCUITS V, 2016, 9891
[13] A CMOS image sensor with a simple fixed-pattern-noise-reduction technology and a hole accumulation diode
Yonemoto, K
Sumi, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 2038 - 2043
[14] Analysis of low fixed pattern noise cell structures for photoconversion layer overlaid CCD or CMOS image sensors
Ohsawa, S
Sasaki, M
Miyagawa, R
Matsunaga, Y
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (10) : 1667 - 1671
[15] Modelling, calibration and correction of nonlinear illumination-dependent fixed pattern noise in logarithmic CMOS image sensors
Joseph, D
Collins, S
IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1296 - 1301
[16] Modeling, calibration, and correction of nonlinear illumination-dependent fixed pattern noise in logarithmic CMOS image sensors
Joseph, D
Collins, S
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2002, 51 (05) : 996 - 1001
[17] Human perception of fixed pattern noise in pyramidal CMOS image sensor
Saffih, F
Hornsey, RI
Wilson, HR
PHOTONICS NORTH: APPLICATIONS OF PHOTONIC TECHNOLOGY 7B, PTS 1 AND 2: CLOSING THE GAP BETWEEN THEORY, DEVELOPMENT, AND APPLICATION - PHOTONIC APPLICATIONS IN ASTRONOMY, BIOMEDICINE, IMAGING, MATERIALS PROCESSING, AND EDUCATION, 2004, 5578 : 400 - 409
[18] Time Domain Noise Analysis of Oversampled CMOS Image Sensors
Suess, Andreas
Wilhelmsen, Mathias
Zuo, Liang
Fowler, Boyd
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) : 2973 - 2978
[19] Hybrid-mode single-slope ADC with improved linearity and reduced conversion time for CMOS image sensors
Klosowski, Miron
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (01) : 28 - 41
[20] Pixel and Column Fixed Pattern Noise Suppression Mechanism in CMOS Image Sensor
徐江涛
姚素英
李斌桥
Transactions of Tianjin University, 2006, (06) : 442 - 445

← 1 2 3 4 5 →