Accurate Fixed-Point Logarithmic Converter

被引:15
作者
De Caro, Davide [1 ]
Genovese, Mariangela [1 ]
Napoli, Ettore [1 ]
Petra, Nicola [1 ]
Strollo, Antonio G. M. [1 ]
机构
[1] Univ Naples Federico II, Dept Elect Engn & Informat Technol, I-80125 Naples, Italy
关键词
Computer arithmetic; digital signal processing; logarithm; very-large-scale integration (VLSI) systems; ELEMENTARY-FUNCTIONS; POWER; COMPUTATION; PROCESSOR;
D O I
10.1109/TCSII.2014.2327306
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The hardware computation of the logarithm function is required in several applications, ranging from signal and image processing to telecommunication systems. This brief shows that most of previous proposed logarithmic converters, based on piecewise linear approximations, suffer from large errors when dealing with fixed-point input values with many fractional bits, a situation often encountered in practical applications. Thus, this brief proposes a novel logarithmic converter, using nonuniform segmentation and piecewise linear approximation. A rigorous technique that allows computing the optimal segmentation and the coefficients values for a prescribed precision is described in this brief. For fixed-point input values, the proposed approach allows obtaining a sensibly lower error, for the same number of nonuniform segments, compared with previously published results. Implementation details and synthesis results in a 65-nm CMOS technology are also presented.
引用
收藏
页码:526 / 530
页数:5
相关论文
共 17 条
[1]   CMOS VLSI implementation of a low-power logarithmic converter [J].
Abed, KH ;
Siferd, RE .
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (11) :1421-1433
[2]   COMPUTATION OF BASE 2 LOGARITHM OF BINARY NUMBERS [J].
COMBET, M ;
VANZONNE.H ;
VERBEEK, L .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (06) :863-&
[3]   Efficient Logarithmic Converters for Digital Signal Processing Applications [J].
De Caro, Davide ;
Petra, Nicola ;
Strollo, Antonio G. M. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (10) :667-671
[4]   Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation [J].
De Caro, Davide ;
Petra, Nicola ;
Strollo, Antonio Giuseppe Maria .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (10) :2409-2419
[5]   Multipartite table methods [J].
de Dinechin, F ;
Tisserand, A .
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (03) :319-330
[6]   A Lower Error and ROM-Free Logarithmic Converter for Digital Signal Processing Applications [J].
Juang, Tso-Bing ;
Chen, Sheng-Hung ;
Cheng, Huang-Jia .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (12) :931-935
[7]   A 231-MHz, 2.18-mW 32-bit logarithmic arithmetic unit for fixed-point 3-D graphics system [J].
Kim, Hyejung ;
Nam, Byeong-Gyu ;
Sohn, Ju-Ho ;
Woo, Jeong-Ho ;
Yoo, Hoi-Jun .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (11) :2373-2381
[8]   Low-Power Logarithmic Number System Addition/Subtraction and Their Impact on Digital Filters [J].
Kouretas, Ioannis ;
Basetas, Charalambos ;
Paliouras, Vassilis .
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (11) :2196-2209
[9]  
Mitchell John N., 1962, IRE Transactions on Electronic Computers, VEC -11, P512, DOI DOI 10.1109/TEC.1962.5219391
[10]   Power and area-efficient unified computation of vector and elementary functions for handheld 3D graphics systems [J].
Nam, Byeong-Gyu ;
Kim, Hyejung ;
Yoo, Hoi-Jun .
IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (04) :490-504