High-level synthesis from purely behavioral descriptions

被引：0
作者：
Youssef, H
Sait, SM
AlMulhelm, AS
Benten, MST
机构：
来源：
COMPUTER SYSTEMS SCIENCE AND ENGINEERING | 1996年 / 11卷 / 05期
关键词：
high-level synthesis; compilers; RTL; optimization; scheduling; allocation; layouts; VLSI; simulation; DIGITAL-SYSTEMS;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents an integrated system which accepts as input a purely behavioral description expressed in a subset of the C language and transforms it into RTL description in the AHPL language. The novelty of this work is the introduction of a new stack intermediate form, and the use of hardware-specific optimization during the scheduling phase. This idea has produced sizable decrease in the number of control steps compared to other reported techniques.
引用
收藏
页码：259 / 273
页数：15
相关论文
共 13 条
[1]  
ALSUKHNL HF, 1994, THESIS KING FAHD U P
[2]   PATH-BASED SCHEDULING FOR SYNTHESIS [J].
CAMPOSANO, R .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (01) :85-93
[3]   SYNTHESIZING CIRCUITS FROM BEHAVIORAL DESCRIPTIONS [J].
CAMPOSANO, R ;
ROSENSTIEL, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (02) :171-180
[4]  
DUTT N, 1992, 1992 HIGH LEV SYNTH
[5]  
MASUD M, 1981, THESIS U ARIZONA
[6]   THE HIGH-LEVEL SYNTHESIS OF DIGITAL-SYSTEMS [J].
MCFARLAND, MC ;
PARKER, AC ;
CAMPOSANO, R .
PROCEEDINGS OF THE IEEE, 1990, 78 (02) :301-318
[7]  
OBRIEN K, 1992, VHDL BASED SCHEDULIN
[8]   DESIGN TOOLS FOR INTELLIGENT SILICON COMPILATION [J].
PANGRLE, BM ;
GAJSKI, DD .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (06) :1098-1112
[9]  
PARKER KAC, 1984, IEEE DESIGN TEST, P75
[10]  
SAIT SM, 1995, IEEE CIRCUITS DE MAR, P14
12