Equivalence Checking for Intelligent Circuits

被引：0
|
作者：
Fan, De-Hui [1 ]
Ma, Guang-Sheng [1 ]
机构：
[1] Harbin Engn Univ, Coll Comp Sci & Technol, Harbin, Peoples R China
来源：
2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION WORKSHOP: IITA 2008 WORKSHOPS, PROCEEDINGS | 2008年
关键词：
formal verification; equivalence checking; WGL;
D O I：
10.1109/IITA.Workshops.2008.188
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Equivalence checking is playing a significant role in Intelligent Circuits design. However, the common models for verification either have their complexity problems or have applicable limitations. In order to overcome the deficiencies, a model WGL (Weighted Generalized List) is proposed and based on WGL we give an algorithm for cheking. comparing the model WLDDs, the experiments show that the WGL is more efficient.
引用
收藏
页码：785 / 787
页数：3
相关论文
共 50 条
  • [41] Equivalence Checking for Compiler Transformations in Behavioral Synthesis
    Yang, Zhenkun
    Hao, Kecheng
    Cong, Kai
    Ray, Sandip
    Xie, Fei
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 491 - 494
  • [42] Equivalence Checking of Array-Intensive Programs
    Karfa, C.
    Banerjee, K.
    Sarkar, D.
    Mandal, C.
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 156 - 161
  • [43] An Equivalence Verification Methodology for Asynchronous Sleep Convention Logic Circuits
    Hossain, Mousam
    Sakib, Ashiq A.
    Srinivasan, Sudarshan K.
    Smith, Scott C.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [44] Transformations on the FSMD of the RTL Code with Combinational Logic Statements for Equivalence Checking of HLS
    Hernandez, Raul Acosta
    Strum, Marius
    Chau, Wang Jiang
    2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2015,
  • [45] An equivalence-checking method for scheduling verification in high-level synthesis
    Karfa, Chandan
    Sarkar, Dipankar
    Mandal, Chittaranjan
    Kumar, Pramod
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (03) : 556 - 569
  • [46] Memory modeling in ESL-RTL equivalence checking
    Koelbl, Alfred
    Burch, Jerry R.
    Pixley, Carl
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 205 - +
  • [47] QCEC: A JKQ tool for quantum circuit equivalence checking
    Burgholzer, Lukas
    Wille, Robert
    SOFTWARE IMPACTS, 2021, 7
  • [48] Fortifying Analog Models with Equivalence Checking and Coverage Analysis
    Horowitz, Mark
    Jeeradit, Metha
    Lau, Frances
    Liao, Sabrina
    Lim, ByongChan
    Mao, James
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 425 - 430
  • [49] Automatic Equivalence Checking for Assembly Implementations of Cryptography Libraries
    Lim, Jay P.
    Nagarakatte, Santosh
    PROCEEDINGS OF THE 2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO '19), 2019, : 37 - 49
  • [50] Non-cycle-accurate Sequential Equivalence Checking
    Chauhan, Pankaj
    Goyal, Deepak
    Hasteer, Gagan
    Mathur, Anmol
    Sharma, Nikhil
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 460 - 465
12345