Equivalence Checking for Intelligent Circuits

被引：0

作者：

Fan, De-Hui ^{[1
]}

Ma, Guang-Sheng ^{[1
]}

机构：

[1] Harbin Engn Univ, Coll Comp Sci & Technol, Harbin, Peoples R China

来源：

2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION WORKSHOP: IITA 2008 WORKSHOPS, PROCEEDINGS | 2008年

关键词：

formal verification; equivalence checking; WGL;

D O I：

10.1109/IITA.Workshops.2008.188

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Equivalence checking is playing a significant role in Intelligent Circuits design. However, the common models for verification either have their complexity problems or have applicable limitations. In order to overcome the deficiencies, a model WGL (Weighted Generalized List) is proposed and based on WGL we give an algorithm for cheking. comparing the model WLDDs, the experiments show that the WGL is more efficient.

引用

页码：785 / 787

页数：3

共 50 条

[21] Checking equivalence for circuits containing incompletely specified boxes
Scholl, C
Becker, B
ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 56 - 63
[22] Sequential Equivalence Checking for Clock-Gated Circuits
Savoj, Hamid
Mishchenko, Alan
Brayton, Robert
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 305 - 317
[23] Compatible Equivalence Checking of X-Valued Circuits
Wang, Yu-Neng
Luo, Yun-Rong
Chien, Po-Chun
Wang, Ping-Lun
Wang, Hao-Ren
Lin, Wan-Hsuan
Jiang, Jie-Hong Roland
Huang, Chung-Yang Ric
2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
[24] Equivalence checking of arithmetic circuits on the arithmetic bit level
Stoffel, D
Kunz, W
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 586 - 597
[25] Equivalence Checking of Quantum Circuits With the ZX-Calculus
Peham, Tom
Burgholzer, Lukas
Wille, Robert
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2022, 12 (03) : 662 - 675
[26] Checking combinational equivalence of speed-independent circuits
Beerel, PA
Burch, JR
Meng, TH
FORMAL METHODS IN SYSTEM DESIGN, 1998, 13 (01) : 37 - 85
[27] Checking Combinational Equivalence of Speed-Independent Circuits
Peter A. Beerel
Jerry R. Burch
Teresa H. Meng
Formal Methods in System Design, 1998, 13 : 37 - 85
[28] Publisher Correction: Equivalence checking of quantum circuits by nonlocality
Weixiao Sun
Zhaohui Wei
npj Quantum Information, 8
[29] Advanced methods for equivalence checking of analog circuits with strong nonlinearities
Sebastian Steinhorst
Lars Hedrich
Formal Methods in System Design, 2010, 36 : 131 - 147
[30] cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits
Jha, Chandan Kumar
Hassan, Muhammad
Drechsler, Rolf
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (07) : 3282 - 3293

← 1 2 3 4 5 →