Design of CMOS three-stage amplifiers for near-to-minimum settling-time

被引：7
|
作者：
Giustolisi, Gianluca [1 ]
Palumbo, Gaetano [1 ]
机构：
[1] Univ Catania, Dipartimento Ingn Elettr Elettron & Informat, Viale A Doria 6, I-95125 Catania, Italy
来源：
MICROELECTRONICS JOURNAL | 2021年 / 107卷
关键词：
Settling-time; Operational transconductance amplifiers; Three-stage amplifiers; Feedback amplifiers; CMOS; Low-voltage; COMPENSATION STRATEGY; OPTIMIZATION;
D O I：
10.1016/j.mejo.2020.104939
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we provide a new procedure that allows to design a generic three-stage amplifier from settling-time specifications. The procedure analyze the settling-time of pure twoor three-pole amplifiers (i.e., with no zeros) and extends the results to a generic amplifier that includes one or two zeros even placed in the right-half plane. The validity of the proposed approach is demonstrated through a design example of a three-stage CMOS amplifier suitable for switched-capacitor applications.
引用
收藏
页数：10
相关论文
共 50 条
  • [1] Robust design of CMOS amplifiers oriented to settling-time specification
    Giustolisi, Gianluca
    Palumbo, Gaetano
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (10) : 1329 - 1348
  • [2] Design of Three-Stage OTAs from Settling-Time and Slew-Rate Constraints
    Giustolisi, Gianluca
    Palumbo, Gaetano
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [3] Design of CMOS three-stage amplifiers for fast-settling switched-capacitor circuits
    Sajad Golabi
    Mohammad Yavari
    Analog Integrated Circuits and Signal Processing, 2014, 80 : 195 - 208
  • [4] Exact Settling Performance Design for CMOS Three-Stage Nested-Miller-Compensated Amplifiers
    Wang Xue
    Yushun Guo
    Yuliang Zhang
    Chang Shu
    Circuits, Systems, and Signal Processing, 2023, 42 : 1327 - 1351
  • [5] Design of CMOS three-stage amplifiers for fast-settling switched-capacitor circuits
    Golabi, Sajad
    Yavari, Mohammad
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (02) : 195 - 208
  • [6] Exact Settling Performance Design for CMOS Three-Stage Nested-Miller-Compensated Amplifiers
    Xue, Wang
    Guo, Yushun
    Zhang, Yuliang
    Shu, Chang
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 42 (3) : 1327 - 1351
  • [7] Design of Three-Stage OTA Based on Settling-Time Requirements Including Large and Small Signal Behavior
    Giustolisi, Gianluca
    Palumbo, Gaetano
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (03) : 998 - 1011
  • [8] A Design Procedure for CMOS Three-Stage NMC Amplifiers
    Yavari, Mohammad
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (02) : 639 - 645
  • [9] Design procedure for settling time minimization in three-stage nested-miller amplifiers
    Pugliese, Andrea
    Cappuccino, Gregorio
    Cocorullo, Giuseppe
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (01) : 1 - 5
  • [10] Design of CMOS OTAs with Settling-Time Constraints
    Giustolisi, Gianluca
    Palumbo, Gaetano
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 505 - 508
12345