Analytical model and simulation-based analysis of a work function engineered triple metal tunnel field-effect transistor device showing excellent device performance

被引:1
作者
Bose, Ria [1 ]
Roy, Jatindra Nath [1 ]
机构
[1] Indian Inst Technol, Adv Technol Dev Ctr, Kharagpur, W Bengal, India
关键词
GATE; VARIABILITY; DESIGN; FET;
D O I
10.1049/cds2.12009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, the authors propose a work function engineered (WFE) triple metal (TM) tunnel field-effect transistor (TFET) device, which exhibits lower subthreshold slope (SS) and better on to off current ratio in comparison with conventional double gate TFET and dual metal TFET device. An analytical model is formulated to study the performance of the proposed device. A simulation-based study of these TFET devices has been carried out with the help of 2D TCAD (Technology Computer Aided Design) Sentaurus device simulator for different channel length values in order to validate our proposed mathematical model. The source side n + pocket in the proposed triple metal (TM) TFET device enhances tunnelling probability thus increasing on current and off current is controlled by another n-pocket near drain side. Significantly lower subthreshold slope (less than 10 mV/decade), high transconductance (in the order of 10(-4) S/mu m), low energy-delay product (24.601 fJ-ns/mu m) obtained for TM WFE TFET makes this device more suitable for digital logic and RF (Radio Frequency) application.
引用
收藏
页码:11 / 19
页数:9
相关论文
共 18 条
[1]   An Analytical Model for Tunnel Barrier Modulation in Triple Metal Double Gate TFET [J].
Bagga, Navjeet ;
Sarkar, Subir Kumar .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (07) :2136-2142
[2]   TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model [J].
Biswas, Arnab ;
Dan, Surya Shankar ;
Le Royer, Cyrille ;
Grabinski, Wladyslaw ;
Ionescu, Adrian M. .
MICROELECTRONIC ENGINEERING, 2012, 98 :334-337
[3]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[4]   Study of Random Dopant Fluctuation Induced Variability in the Raised-Ge-Source TFET [J].
Damrongplasit, Nattapol ;
Kim, Sung Hwan ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) :184-186
[5]   Study of Random Dopant Fluctuation Effects in Germanium-Source Tunnel FETs [J].
Damrongplasit, Nattapol ;
Shin, Changhwan ;
Kim, Sung Hwan ;
Vega, Reinaldo A. ;
Liu, Tsu-Jae King .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) :3541-3548
[6]   Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor [J].
Jhaveri, Ritesh ;
Nagavarapu, Venkatagirish ;
Woo, Jason C. S. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) :80-86
[7]   THEORY OF TUNNELING [J].
KANE, EO .
JOURNAL OF APPLIED PHYSICS, 1961, 32 (01) :83-+
[8]   Doping-Less Tunnel Field Effect Transistor: Design and Investigation [J].
Kumar, M. Jagadesh ;
Janardhanan, Sindhu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (10) :3285-3290
[9]   Exhaustive Experimental Study of Tunnel Field Effect Transistors (TFETs): From Materials to Architecture [J].
Le Royer, C. ;
Mayer, F. .
ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, :53-56
[10]   Stochastic Variability in Silicon Double-Gate Lateral Tunnel Field-Effect Transistors [J].
Leung, Greg ;
Chui, Chi On .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) :84-91