Evaluating a Machine Learning-based Approach for Cache Configuration

被引:0
作者
Ribeiro, Lucas [1 ]
Jacobi, Ricardo [1 ]
Junior, Francisco [1 ]
da Silva, Jones Yudi [1 ]
Silva, Ivan Saraiva [2 ]
机构
[1] Univ Brasilia, Brasilia, DF, Brazil
[2] Univ Fed Piaui, Teresina, Piaui, Brazil
来源
2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS) | 2022年
关键词
Cache Memory Design; Dynamic Cache Reconfiguration; Machine Learning; Classification;
D O I
10.1109/LASCAS53948.2022.9789040
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the systems perform progressively complex tasks, the search for energy efficiency in computational systems is constantly increasing. The cache memory has a fundamental role in this issue. Through dynamic cache reconfiguration techniques, it is possible to obtain an optimal cache configuration that minimizes the impacts of energy losses. To achieve this goal, a precise selection of cache parameters plays a fundamental role. In this work, a machine learning-based approach is evaluated to predict the optimal cache configuration for different applications considering their dynamic instructions and a variety of cache parameters, followed by experiments showing that using a smaller set of application instructions it is already possible to obtain good classification results from the proposed model. The results show that the model obtains an accuracy of 96.19% using the complete set of RISC-V instructions and 96.33% accuracy using the memory instructions set, a more concise set of instructions that directly affect the cache power model, besides decreasing the model complexity.
引用
收藏
页码:180 / 183
页数:4
相关论文
共 20 条
[1]   Selective cache ways: On-demand cache resource allocation [J].
Albonesi, DH .
32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, :248-259
[2]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[3]  
Brownlee J., 2020, GENTLE INTRO BAG OF
[4]  
Edun A, 2019, DES AUT TEST EUROPE, P1685, DOI [10.23919/DATE.2019.8714804, 10.23919/date.2019.8714804]
[5]  
F. S. University, C SOURC COD BENCHM
[6]   MiBench: A free, commercially representative embedded benchmark suite [J].
Guthaus, MR ;
Ringenberg, JS ;
Ernst, D ;
Austin, TM ;
Mudge, T ;
Brown, RB .
WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, 2001, :3-14
[7]   On the energy consumption of Load/Store AVX instructions [J].
Jakobs, Thomas ;
Ruenger, Gudula .
PROCEEDINGS OF THE 2018 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2018, :319-327
[8]  
Khakhaeng S, 2016, INT CONF KNOWL SMART, P146, DOI 10.1109/KST.2016.7440514
[9]   A low power unified cache architecture providing power and performance flexibility [J].
Malik, A ;
Moyer, B ;
Cermak, D .
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, :241-243
[10]   A Machine Learning Methodology for Cache Memory Design Based on Dynamic Instructions [J].
Navarro, Osvaldo ;
Yudi, Jones ;
Hoffmann, Javier ;
Hernandez, Hector Gerardo Munoz ;
Huebner, Michael .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 19 (02)