A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug

被引:15
作者
Li, Min [1 ]
Davoodi, Azadeh [1 ]
机构
[1] Univ Wisconsin Madison, Dept Elect & Comp Engn, Madison, WI 53706 USA
基金
美国国家科学基金会;
关键词
Post-silicon validation; trace buffers; trace signal selection; VISIBILITY ENHANCEMENT; DATA-ACQUISITION; VALIDATION; RESTORATION;
D O I
10.1109/TCAD.2014.2307533
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A major challenge in post-silicon debug is the lack of observability to the internal signals of a chip. Trace buffer technology provides one venue to address this challenge by online tracing of a few selected state elements. Due to the limited bandwidth of the trace buffer, only a few state elements can be selected for tracing. Recent research has focused on automated trace signal selection problem to maximize restoration of the untraced state elements using the few traced signals. Existing techniques can be categorized into high quality but slow simulation-based techniques and lower quality but much faster metric-based techniques. This paper presents a new trace signal selection technique which has comparable or better quality than simulation-based while it has a fast runtime, comparable to the metric-based techniques.
引用
收藏
页码:1081 / 1094
页数:14
相关论文
共 19 条
  • [1] A reconfigurable Design-for-Debug infrastructure for SoCs
    Abramovici, Miron
    Bradley, Paul
    Dwarakanath, Kumar
    Levin, Peter
    Memmi, Gerard
    Miller, Dave
    [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 7 - +
  • [2] Albrecht C., 2005, PROC INT WORKSHOP LO
  • [3] [Anonymous], 1989, SYSTEMS ISCAS
  • [4] RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation
    Basu, Kanad
    Mishra, Prabhat
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (04) : 605 - 613
  • [5] Chatterjee D, 2011, ICCAD-IEEE ACM INT, P595, DOI 10.1109/ICCAD.2011.6105391
  • [6] Datta R, 2004, ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P46
  • [7] Re-using DFT logic for functional and silicon debugging test
    Gu, XL
    Wang, WL
    Li, K
    Kim, H
    Chung, SS
    [J]. INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 648 - 656
  • [8] Scalable Signal Selection for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (06) : 1103 - 1115
  • [9] Ko H. F., 2009, THESIS MCMASTER U HA
  • [10] Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug
    Ko, Ho Fai
    Nicolici, Nicola
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (02) : 285 - 297