EqualWrites: Reducing Intra-set Write Variations for Enhancing Lifetime of Non-Volatile Caches

被引:17
作者
Mittal, Sparsh [1 ]
Vetter, Jeffrey S. [1 ]
机构
[1] Future Technol Grp, Oak Ridge Natl Lab, Oak Ridge, TN 37831 USA
关键词
Cache memory; device lifetime; intra-set write variation (WV); non-volatile memory (NVM or NVRAM); wear leveling; STT-RAM CACHE; ARCHITECTURE; MEMORY; POWER; ENERGY; MANAGEMENT;
D O I
10.1109/TVLSI.2015.2389113
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Driven by the trends of increasing core-count and bandwidth-wall problem, the size of last level caches has greatly increased, and hence the researchers have explored non-volatile memories (NVMs) that provide high density and consume low-leakage power. Since NVMs have low write endurance and the existing cache management policies are write variation (WV) unaware, effective wear-leveling techniques (WLTs) are required for achieving reasonable cache lifetimes using NVMs. We present EqualWrites, a technique for mitigating intra-set WV. Our technique works by recording the number of writes on a block and changing the cache-block location of a hot data item to redirect the future writes to a cold block to achieve wear leveling. Simulation experiments have been performed using an x86-64 simulator and benchmarks from SPEC06 and high-performance computing field. The results show that for single-, dual-, and quad-core system configurations, EqualWrites improves cache lifetime by 6.31x, 8.74x, and 10.54x, respectively. In addition, its implementation overhead is very small and it provides larger improvement in lifetime than three other intra-set WLTs and a cache replacement policy.
引用
收藏
页码:103 / 114
页数:12
相关论文
共 42 条
[1]  
Ahn J, 2012, IEEE INT SYMP CIRC S, P480, DOI 10.1109/ISCAS.2012.6272069
[2]  
[Anonymous], J EMERG TECHNOL COMP
[3]  
[Anonymous], 2008, AAPPS bulletin
[4]  
[Anonymous], 2014, INT IT PROC 9500 SER
[5]  
Chaudhuri Mainak, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P401, DOI 10.1145/1669112.1669164
[6]   NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory [J].
Dong, Xiangyu ;
Xu, Cong ;
Xie, Yuan ;
Jouppi, Norman P. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (07) :994-1007
[7]  
Dorsey J., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P102
[8]  
Duan G., 2014, P C DES AUT TEST EUR
[9]  
Grandis, 2010, LAT ADV FUT PROSP ST
[10]  
Hu JS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P402