The Implementation methods of High Speed FIR Filter on FPGA

被引：0
|
作者：
Li, Ying [1 ]
Peng, Chungan [1 ]
Yu, Dunshan [1 ]
Zhang, Xing [1 ]
机构：
[1] Peking Univ, Key Lab Microelect Devices & Circuits, Inst Microelect, Beijing 100871, Peoples R China
来源：
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper implements a sixteen-order high-speed Finite Impose Response (FIR) filter with four different popular methods: Conventional multiplications and additions; Full custom Distributed Arithmetic (DA) scheme; Add-and-Shift method with advanced calculation schedule. Each scheme is analyzed in detail including implementing process and advantages and/or drawbacks in order to present a practical reference. All of these implementations are aimed to implement on Xilinx Spartan 3 devices and we also compare our results with an industry result produced by Xilinx CoregenTM also using Distributed Arithmetic. The premium add-and-shift method observes up to 80% reduction in total occupied slices and 63.3% versus the largest conventional parallel multiplication implementation.
引用
收藏
页码：2208 / 2211
页数：4
相关论文
共 50 条
  • [31] FPGA implementation of high performance digital FIR filter design using a hybrid adder and multiplier
    Thamizharasan, V
    Kasthuri, N.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (04) : 587 - 607
  • [32] Investigation of suitable DSP Architecture for Efficient FPGA Implementation of FIR Filter
    Kadam, Mahesh
    Sawarkar, Kishor
    Mande, Sudhakar
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT), 2015,
  • [33] FPGA Implementation of FIR Filter Using RADIX-2r
    Thingom, Imopishak
    Khundrakpam, Pinky
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 1524 - 1528
  • [34] Low power and Area Efficient Reconfigurable FIR Filter implementation in FPGA
    Gunasekaran, K.
    Manikandan, M.
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 300 - 303
  • [35] Design and implementation of bit-serial FIR filter using FPGA
    Dawoud, DS
    Zibani, I
    CCCT 2003, VOL 5, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: II, 2003, : 175 - 180
  • [36] The Implementation of FIR Low-pass Filter Based on FPGA and DA
    Cui Guo-wei
    Wang Feng-ying
    PROCEEDINGS OF THE 2013 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), 2013, : 604 - 608
  • [37] IMPLEMENTATION OF FIR FILTER & MAC UNIT BY USING NEURAL NETWORKS IN FPGA
    Chauhan, Aditya
    KumarP, Sathish
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 2496 - 2501
  • [38] Optimization of High Speed Pipelining in FPGA-based FIR Filter Design using Genetic Algorithm
    Meyer-Baese, Uwe
    Botella, Guillermo
    Romero, David E. T.
    Kumm, Martin
    INDEPENDENT COMPONENT ANALYSES, COMPRESSIVE SAMPLING, WAVELETS, NEURAL NET, BIOSYSTEMS, AND NANOENGINEERING X, 2012, 8401
  • [39] The design of phase, shaped filter in the satellite high-speed transmission and FPGA implementation
    Liu, HY
    Zhu, J
    Zhang, EY
    2003 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS, INTELLIGENT SYSTEMS AND SIGNAL PROCESSING, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1283 - 1287
  • [40] FPGA Based Implementation of High Speed Tunable Notch Filter Using Pipelining and Unfolding
    Samanta, Sounak
    Chakraborty, Mrityunjoy
    2014 TWENTIETH NATIONAL CONFERENCE ON COMMUNICATIONS (NCC), 2014,
12345