The Design and Implementation of 128-bit AES encryption in PRIME

被引:6
|
作者
Ming, Yan [1 ]
Jian-hua, Dai [2 ]
机构
[1] CUC, GxSOC Res Inst, Beijing 100024, Peoples R China
[2] CUC, Media Management Sch, Beijing 100024, Peoples R China
来源
PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 7 | 2010年
关键词
PRIME; PLC; MAC security; AES;
D O I
10.1109/ICCSIT.2010.5564963
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Powerline Related Intelligent Metering Evolution (PRIME) is a complete draft standard for a new power line communication(PLC) technology for the provision of all kinds of Smart Grid services over electricity distribution networks. To avoid eavesdropping by neighbors which connecting with the shared-medium network, 128-bit AES encryption is adopted to provide security protections in Medium Access Control (MAC) layer. In PRIME, the security of data transmission is critical in protecting the privacy of users and confidentiality of their communication. The AES architecture was designed in this paper and it was implemented by using Verilog HDL. Evaluation results show that AES core HDL model is fast and efficient.
引用
收藏
页码:345 / 348
页数:4
相关论文
共 50 条
  • [1] Fpga Implementation Of Image Encryption And Decryption Using AES 128-Bit
    Priyanka, M. P.
    Prasad, E. Lakshmi
    Reddy, A. R.
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 156 - 160
  • [2] Design and implementation of unified hardware for 128-bit block ciphers ARIA and AES
    Koo, Bonseok
    Ryu, Gwonho
    Chang, Taejoo
    Lee, Sangjin
    ETRI JOURNAL, 2007, 29 (06) : 820 - 822
  • [3] Design and Analysis of Logic Encryption Based 128-Bit AES Algorithm: A Case Study
    Chhabra, Surbhi
    Lata, Kusum
    IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
  • [4] Design of a High Throughput 128-bit AES (Rijndael Block Cipher)
    Rahman, Tanzilur
    Pan, Shengyi
    Zhang, Qi
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1217 - 1221
  • [5] A design of AES encryption circuit with 128-bit keys using look-up table ring on FPGA
    Qin, H
    Sasao, T
    Iguchi, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (03): : 1139 - 1147
  • [6] Generation of 128-Bit Blended Key for AES Algorithm
    Priya, S. Sridevi Sathya
    Karthigaikumar, P.
    SivaMangai, N. M.
    EMERGING ICT FOR BRIDGING THE FUTURE, VOL 2, 2015, 338 : 431 - 439
  • [8] ANS-based compression and encryption with 128-bit security
    Camtepe, Seyit
    Duda, Jarek
    Mahboubi, Arash
    Morawiecki, Pawel
    Nepal, Surya
    Pawlowski, Marcin
    Pieprzyk, Josef
    INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 2022, 21 (05) : 1051 - 1067
  • [9] ANS-based compression and encryption with 128-bit security
    Seyit Camtepe
    Jarek Duda
    Arash Mahboubi
    Paweł Morawiecki
    Surya Nepal
    Marcin Pawłowski
    Josef Pieprzyk
    International Journal of Information Security, 2022, 21 : 1051 - 1067
  • [10] Scalable 128-bit AES-CM Crypto-Core Reconfigurable Implementation for Secure Communications
    Astarloa, Armando
    Zuloaga, Aitzol
    Lazaro, Jesus
    Jimenez, Jaime
    Cuadrado, Carlos
    2009 APPLIED ELECTRONICS, INTERNATIONAL CONFERENCE, 2009, : 37 - 42