Accurate screening of defective oxide on SiC using consecutive multiple threshold-voltage measurements

被引:1
作者
Miki, H. [1 ]
Sagawa, M. [1 ]
Mori, Y. [1 ]
Murata, T. [2 ]
Kinoshita, K. [2 ]
Asaka, K. [2 ]
Oda, T. [2 ]
机构
[1] Ctr Technol Innovat Elect Hitachi Ltd, Kokubunji, Tokyo 1858601, Japan
[2] Hitachi Power Semicond Device Ltd, Hitachi, Ibaraki 3191221, Japan
来源
2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2022年
关键词
Dielectric breakdown; Power MOSFET; Silicon carbide; Threshold voltage; BREAKDOWN;
D O I
10.1109/IRPS48227.2022.9764583
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A high rate of early failures in gate oxide is one of the most serious concerns regarding the reliability of silicon carbide metal-oxide-semiconductor field-effect transistors. An intensive screening test using high-voltage gate stress is key to reducing this rate. However, a threshold-voltage (V-TH) shift is a frequent side effect, and the degraded chips need to be eliminated. We propose a screening procedure to detect adverse degradation with improved accuracy. We first analyzed the V-TH hysteresis, which deteriorates the measurement accuracy of V-TH shifts and found that its wide variation is due to several causes. We thus investigated multiple consecutive V-TH measurements to isolate the hysteretic component from data and confirmed that our procedure is highly useful in detecting the adverse V-TH shift. In particular, it can identify a negative V-TH shift hidden by the hysteresis. This procedure is advantageous for negative-voltage screening in which small gate leakage can alter its V-TH.
引用
收藏
页数:7
相关论文
共 33 条
  • [21] A Multiple-Trapping-and-Release Transport Based Threshold Voltage Model for Oxide Thin Film Transistors
    Mohil S. Desai
    Kavindra Kandpal
    Rupam Goswami
    Journal of Electronic Materials, 2021, 50 : 4050 - 4057
  • [22] Elimination of the channel current effect on the characterization of MOSFET threshold voltage using junction capacitance measurements
    Tomaszewski, Daniel
    Gluszko, Grzegorz
    Lukasiak, Lidia
    Kucharski, Krzysztof
    Malesinska, Jolanta
    SOLID-STATE ELECTRONICS, 2017, 128 : 92 - 101
  • [23] Optical and electrical characterizations of 4H-SiC-oxide interfaces by spectroscopic ellipsometry and capacitance-voltage measurements
    Hashimoto, Hideki
    Hijikata, Yasuto
    Yaguchi, Hiroyuki
    Yoshida, Sadafumi
    APPLIED SURFACE SCIENCE, 2009, 255 (20) : 8648 - 8653
  • [24] Mitigating Total-Ionizing-Dose-Induced Threshold-Voltage Shifts Using Back-Gate Biasing in 22-nm FD-SOI Transistors
    Watkins, A. C.
    Vibbert, S. T.
    D'Amico, J., V
    Kauppila, J. S.
    Haeffner, T. D.
    Ball, D. R.
    Zhang, E. X.
    Warren, K. M.
    Alles, M. L.
    Massengill, L. W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2022, 69 (03) : 374 - 380
  • [25] High field-effect mobility with suppressed negative threshold voltage shift in 4H-SiC MOSFET with cerium oxide interfacial layer
    Song, Jinhan
    Ohta, Atsuhiro
    Hoshii, Takuya
    Wakabayashi, Hitoshi
    Tsutsui, Kazuo
    Kakushima, Kuniyuki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (03)
  • [26] High voltage SiC JBS diodes with multiple zone junction termination extension using single etching step
    Deng, Xiaochuan
    Rao, Chengyuan
    Wei, Jin
    Jiang, Huaping
    Chen, Miaomiao
    Wang, Xiangdong
    Zhang, Bo
    SILICON CARBIDE AND RELATED MATERIALS 2013, PTS 1 AND 2, 2014, 778-780 : 808 - 811
  • [27] Accurate evaluation of interface state density in SiC metal-oxide-semiconductor structures using surface potential based on depletion capacitance
    Yoshioka, Hironori
    Nakamura, Takashi
    Kimoto, Tsunenobu
    JOURNAL OF APPLIED PHYSICS, 2012, 111 (01)
  • [28] Tuning the Threshold Voltage of an Oxide Thin-Film Transistor by Electron Injection Control Using a p-n Semiconductor Heterojunction Structure
    Han, Jung Hoon
    Shin, Dong Yeob
    Sung, Chihun
    Cho, Sung Haeng
    Ju, Byeong-Kwon
    Chung, Kwun-Bum
    Nam, Sooji
    ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (24) : 31254 - 31260
  • [29] Wide Bandgap SiC-Based Oxide Thickness Optimization by Computation and Simulation using Enhanced Electron Mobility with Regulated Gate Voltage Technique for High-Power 4H-SiC MOSFET
    Poobalan, Banu
    Hashim, Nuralia Syahida
    Natarajan, Manikandan
    Rahim, Alhan Farhanah Abd
    JOURNAL OF ENGINEERING AND TECHNOLOGICAL SCIENCES, 2024, 56 (03): : 367 - 376
  • [30] Analytical models of threshold voltage and drain induced barrier lowering in junctionless cylindrical surrounding gate (JLCSG) MOSFET using stacked high-k oxide
    Jung H.
    AIMS Electronics and Electrical Engineering, 2022, 6 (02): : 108 - 123