A 96dB SFDR 50MS/s digitally enhanced CMOS pipeline A/D converter

被引：22
|
作者：
Nair, K [1 ]
Harjani, R [1 ]
机构：
[1] Univ Minnesota, Minneapolis, MN 55455 USA
来源：
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS | 2004年 / 47卷
关键词：
D O I：
10.1109/ISSCC.2004.1332791
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：456 / 457
页数：2
相关论文
共 50 条
  • [1] A 50MS/s 12-bit CMOS pipeline A/D converter with nonlinear background calibration
    Yuan, J
    Farhat, N
    Van der Spiegel, J
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 399 - 402
  • [2] A low power 16-bit 50 MS/s pipeline ADC with 104 dB SFDR in 0.18 pm CMOS
    Zhou, Xiaodan
    He, Weipeng
    Fu, Dongbing
    Wang, Jianan
    Chen, Guangbing
    Li, Qiang
    MICROELECTRONICS JOURNAL, 2024, 146
  • [3] A 50MS/s 80dB SFDR digital calibrated pipelined ADC with workload-balanced MDAC
    Qin, Yajie
    Chen, Qihui
    Signell, Svante
    Hong, Zhiliang
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [4] A 3.3-V 12-b 50-MS/s A/D converter in 0.6-μm CMOS with over 80-dB SFDR
    Pan, H
    Segami, M
    Choi, M
    Cao, J
    Abidi, AA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 1769 - 1780
  • [5] A LOW POWER 13-BIT 50MS/s RECIRCULATING PIPELINE ANALOG TO DIGITAL CONVERTER
    Esmaili, Arash
    Babazadeh, Hadiseh
    Hadidi, Khayrollah
    Khoei, Abdollah
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (06)
  • [6] A 57dB SFDR digitally calibrated 500MS/s folding ADC in 0.18 μm digital CMOS
    Bogue, Ivan
    Flynn, Michael P.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 337 - 340
  • [7] A 12-bit 250 MS/s pipeline ADC with 78 dB SFDR in 0.13-μm CMOS
    Sun, Jie
    Wu, Jianhui
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (07) : 1248 - 1260
  • [8] A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR
    Chiu, Y
    Gray, PR
    Nikolic, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) : 2139 - 2151
  • [9] A 10bit 50MS/s pipeline ADC design for a million pixels level CMOS image sensor
    School of Electronic Information Engineering, Tianjin University, Tianjin 300072, China
    Pan Tao Ti Hsueh Pao, 2008, 10 (1939-1946):
  • [10] A CMOS logarithmic pipeline A/D converter with a dynamic range of 80 dB
    Guilherme, J
    Vital, J
    Franca, J
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 193 - 196
12345