A comparison design of comb decimators for sigma-delta analog-to-digital converters

被引:58
|
作者
Gao, YH [1 ]
Jia, LH [1 ]
Isoaho, J [1 ]
Tenhunen, H [1 ]
机构
[1] Royal Inst Technol, Elect Syst Design Lab, S-16440 Stockholm, Sweden
关键词
comb decimator; non-recursive algorithm; recursive algorithm; low power; high speed; sigma-delta A/D converters;
D O I
10.1023/A:1008372010560
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a comparison design of comb decimators based on the non-recursive algorithm and the recursive algorithm. Compared with the recursive algorithm, the main advantage of the non-recursive algorithm is its abilities of reducing power consumption and increasing circuit speed especially when the decimation ratio and filter order are high. Based on the non-recursive algorithm, a decimator with programmable filter orders (3rd, 4th and 5th), decimation ratios (8, 16, 32 and 64) and input bits (1 and 2 bits) has been implemented in a 0.6 mu m 3.3 V CMOS process. Its measured core power consumption is 44 mW at the oversampling rate of 25 MHz and its highest input data rate is 110 MHz.
引用
收藏
页码:51 / 60
页数:10
相关论文
共 50 条
  • [1] A Comparison Design of Comb Decimators for Sigma-Delta Analog-to-Digital Converters
    Yonghong Gao
    Lihong Jia
    Jouni Isoaho
    Hannu Tenhunen
    Analog Integrated Circuits and Signal Processing, 2000, 22 : 51 - 60
  • [2] THE DESIGN OF SIGMA-DELTA MODULATION ANALOG-TO-DIGITAL CONVERTERS
    BOSER, BE
    WOOLEY, BA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) : 1298 - 1308
  • [3] Design of sigma-delta modulation analog-to-digital converters
    Boser, Bernhard E.
    Wooley, Bruce A.
    IEEE Journal of Solid-State Circuits, 1988, 23 (06): : 1298 - 1308
  • [4] Systematic design of sigma-delta analog-to-digital converters
    Bajdechi, O
    Analog Circuit Design: Sensor and Actuator Interface Electronics, Integrated High-Voltage Electronics and Power Management, Low-Power and High-Resolution ADC's, 2004, : 293 - 326
  • [5] On Design of Efficient Comb Decimator with Improved Response for Sigma-Delta Analog-to-Digital Converters
    Liu, Quan
    Gao, Jun
    PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3912 - 3916
  • [6] Superconducting sigma-delta analog-to-digital converters
    Miller, DL
    Przybysz, JX
    Worsham, AH
    Miklich, AH
    APPLIED SUPERCONDUCTIVITY, 1998, 6 (10-12) : 657 - 661
  • [7] Modeling and characterization of sigma-delta analog-to-digital converters
    Arpaia, P
    Cennamo, F
    Daponte, P
    Schumny, H
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2003, 52 (03) : 978 - 983
  • [8] A compensation technique for sigma-delta analog-to-digital converters
    Hummels, DM
    Gerow, D
    Irons, FH
    IMTC/97 - IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE: SENSING, PROCESSING, NETWORKING, PROCEEDINGS VOLS 1 AND 2, 1997, : 1309 - 1312
  • [9] Modeling and characterization of sigma-delta analog-to-digital converters
    Arpaia, P
    Cennamo, F
    Daponte, P
    Schumny, H
    WHERE INSTRUMENTATION IS GOING - CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 1998, : 96 - 100
  • [10] Differentially randomized quantization in sigma-delta analog-to-digital converters
    Berndt, H
    Jentschel, HJ
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1057 - 1060