New approach for thermal investigation of a III-V power transistor

被引:0
|
作者
Fontaine, M. [1 ]
Joubert, E. [1 ]
Latry, O. [1 ]
Dherbecourt, P. [1 ]
Ketata, M. [1 ]
机构
[1] Univ Rouen, LEMI, F-76821 Mont St Aignan, France
关键词
D O I
10.1109/THERMINIC.2008.4669873
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper is presented a new method for characterisation of temperature of AlGaN - GaN transistor. An ellipsometer is also explained for measure of refractive index and so propagation time constant.
引用
收藏
页码:26 / 30
页数:5
相关论文
共 50 条
  • [1] NEW DEVELOPMENTS IN III-V TRANSISTOR TECHNOLOGY
    RYUZAN, O
    MISUGI, T
    PHYSICA B & C, 1983, 117 (MAR): : 50 - 54
  • [2] Thermal Analysis of III-V Transistor at High Frequencies
    Chatterjee, Neel
    Kumar, Pradeep
    Singh, Hemender Pal
    Tripathy, M. R.
    Pandey, Sujata
    2017 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM - SPRING (PIERS), 2017, : 275 - 279
  • [3] NEW DEVELOPMENTS IN III-V TRANSISTOR TECHNOLOGY.
    Ryuzan, Osamu
    Misugi, Takahiko
    1600, (117-118):
  • [4] III-V power amplifiers
    Johnson, KJ
    COMPOUND SEMICONDUCTOR POWER TRANSISTORS AND STATE-OF-THE-ART PROGRAM ON COMPOUND SEMICONDUCTORS (SOTAPOCS XXIX), 1998, 98 (12): : 1 - 9
  • [5] Integrating III-V on silicon for future transistor applications
    Chau, Robert
    SOLID STATE TECHNOLOGY, 2008, 51 (07) : 30 - +
  • [6] A CUSTOM III-V HETEROJUNCTION BIPOLAR TRANSISTOR MODEL
    Nedeljkovic, Sonja R.
    McMacken, John R.
    Partyka, Paul J.
    Gering, Joseph M.
    MICROWAVE JOURNAL, 2009, 52 (04) : 60 - +
  • [7] III-V MOSFET AS ADVANCE LOW DIMENSIONAL TRANSISTOR
    Deepika, P.
    Deb, Sanjoy
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [8] III-V MOSFETs for future CMOS transistor applications
    Passlack, M.
    Droopad, R.
    Thayne, I.
    Asenov, A.
    SOLID STATE TECHNOLOGY, 2008, 51 (12) : 26 - +
  • [9] Thermal Conductivities of III-V Antimonides
    ZHU Cheng
    SemiconductorPhotonicsandTechnology, 2004, (03) : 208 - 212
  • [10] In-situ Investigation of the Impact of Externally Applied Vertical Stress on III-V Bipolar Transistor
    Liu, Y.
    Hiblot, G.
    Gonzalez, M.
    Vanstreels, K.
    Velenis, D.
    Badaroglu, M.
    Van der Plas, G.
    De Wolf, I.
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,