共 11 条
- [1] HAMADA M, 1999, IEEE INT SOL STAT CI, P270
- [2] KIM C, 2002, IEEE J SOLID STATE C, V37
- [3] Klass F, 1998, S VLSI CIRC JUN, P108
- [5] KONG B, 2000, IEEE INT SOL STAT CI, P290
- [6] Kuo J. B., 2001, LOW VOLTAGE SOI CMOS
- [7] Hybrid Latch Flip-Flop with improved power efficiency [J]. 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 211 - 215
- [8] NICOLICK B, 1999, IEEE INT SOL STAT CI, P282
- [9] PARTOVI E, 1996, IEEE INT SOL STAT CI
- [10] Double edge triggered feedback flip-flop in sub 100nm technology [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 297 - 302