Formal Model for Checking the Interoperability Between the Components of the IoT system

被引:0
|
作者
Timenko, A., V [1 ]
Shkarupylo, V. V. [2 ]
Oliinyk, A. O. [1 ]
Hrushko, S. S. [1 ]
机构
[1] Zaporizhzhia Natl Tech Univ, Zaporizhzhia, Ukraine
[2] Natl Univ Life & Environm Sci Ukraine, Kiev, Ukraine
来源
PROBLEMELE ENERGETICII REGIONALE | 2019年 / 1-1期
关键词
Internet of Things; web service; formal model; specification; verification; composition; interoperability; consistency; model checking; big data; INTERNET; THINGS; DEPLOYMENT; PROTOCOL; SERVICES;
D O I
10.5281/zenodo.3239196
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Today, the significant volumes of network traffic circulate through the Internet. The sources of such traffic are, in particular, the diverse territory distributed "smart" devices. The number of named devices is about billions. As a consequence, the relevance of bringing to practice the core concepts of the Internet of Things paradigm is constantly becoming more and more topical. It's bound with the problem of granting the interoperability between the components of distributed software systems, built over the aforementioned devices. The web services are typically considered as the components of the system. To this end, to establish the interoperability between the components, despite the standardization, the need for the development of effective tools and techniques, granting the interoperability between the web services, arises. The goal of the work is to increase the effectiveness of the Internet of Things system engineering process by way of checking the interoperability between the components during the designing. The goal is achieved through the development of formal model for checking the interoperability between the components of the Internet of Things system by way of model checking in an automated manner. The novelty of proposed solution is grounded on the usage of Temporal Logic of Actions, corresponding formalism and the concept of action as the basis for compact and easily reconfigurable formal specifications synthesis. The adequacy of proposed model has been proved through the case study. The verification-related time costs have been estimated.
引用
收藏
页码:69 / 78
页数:10
相关论文
共 50 条
  • [21] Formal analysis of BPEL workflows with compensation by model checking
    Kovacs, Mate
    Varro, Daniel
    Goenczy, Laszlo
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2008, 23 (05): : 349 - 363
  • [22] Analyzing a Formal Specification of Mondex Using Model Checking
    Zeng, Reng
    He, Xudong
    THEORETICAL ASPECTS OF COMPUTING, 2010, 6255 : 214 - 229
  • [23] Formal Verification of ALICA Multi-agent Plans Using Model Checking
    Thao Nguyen Van
    Fredivianus, Nugroho
    Huu Tam Tran
    Geihs, Kurt
    Thi Thanh Binh Huynh
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON INFORMATION AND COMMUNICATION TECHNOLOGY (SOICT 2018), 2018, : 351 - 358
  • [24] Model Checking Autonomous Components within Electric Power Systems Specified by Interpreted Petri Nets
    Grobelna, Iwona
    Szczesniak, Pawel
    SENSORS, 2022, 22 (18)
  • [25] Model-Based Interoperability IoT Hub for the Supervision of Smart Gas Distribution Networks
    Ahmed, Ahmed
    Kleiner, Mathias
    Roucoules, Lionel
    IEEE SYSTEMS JOURNAL, 2019, 13 (02): : 1535 - 1542
  • [26] Towards Strengthening Formal Specifications with Mutation Model Checking
    Cordy, Maxime
    Lazreg, Sami
    Legay, Axel
    Schobbens, Pierre Yves
    PROCEEDINGS OF THE 31ST ACM JOINT MEETING EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, ESEC/FSE 2023, 2023, : 2102 - 2106
  • [27] Formal modeling, performance estimation, and model checking of wireless sensor network algorithms in Real-Time Maude
    Olveczky, Peter Csaba
    Thorvaldsen, Stian
    THEORETICAL COMPUTER SCIENCE, 2009, 410 (2-3) : 254 - 280
  • [28] Formal Verification of an Autonomous Wheel Loader by Model Checking
    Gu, Rong
    Marinescu, Raluca
    Seceleanu, Cristina
    Lundqvist, Kristina
    2018 ACM/IEEE CONFERENCE ON FORMAL METHODS IN SOFTWARE ENGINEERING (FORMALISE 2018), 2018, : 74 - 83
  • [29] Model-checking Synthesizable System Verilog Descriptions of Asynchronous Circuits
    Bouzafour, Aymane
    Renaudin, Marc
    Garavel, Hubert
    Mateescu, Radu
    Serwe, Wendelin
    2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2018, : 34 - 42
  • [30] Formal Modeling, Proving, and Model Checking of a Flood Warning, Monitoring, and Rescue System-of-Systems
    Rehman, Abdul
    Akhtar, Nadeem
    Alhazmi, Omar H.
    SCIENTIFIC PROGRAMMING, 2021, 2021