ASIP design for partially structured LDPC codes

被引：3
作者：
Dinoi, L.
Martini, R.
Masera, G.
Quaglio, F.
Vacca, F.
机构：
[1] Politecn Torino, CERCOM, Dipartimento Elettr, Turin, Italy
[2] Ist Super Mario Boella, Turin, Italy
来源：
ELECTRONICS LETTERS | 2006年 / 42卷 / 18期
关键词：
D O I：
10.1049/el:20061668
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new class of partially structured LDPC codes is proposed and their performance evaluated. Part of the parity check matrix has a very regular structure that strongly simplifies implementation; a few randomly distributed ones, supported by a programmable ASIP (application specific instruction set processor), improve error correcting capabilities.
引用
收藏
页码：1048 / 1049
页数：2
相关论文
共 7 条
[1]  
Dinoi L, 2005, IEEE ICC, P647
[2]  
Gallager RG, 1963, LOW DENSITY PARITY C
[3]   A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language [J].
Hoffmann, A ;
Kogel, T ;
Nohl, A ;
Braun, G ;
Schliebusch, O ;
Wahlen, O ;
Wieferink, A ;
Meyr, H .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (11) :1338-1354
[4]  
KIM E, 2005, IEEE WORKSH SIGN PRO
[5]   Low density parity check codes with semi-random parity check matrix [J].
Ping, L ;
Leung, WK ;
Phamdo, N .
ELECTRONICS LETTERS, 1999, 35 (01) :38-39
[6]   Design of efficiently encodable moderate-length high-rate irregular LDPC codes [J].
Yang, M ;
Ryan, WE ;
Li, Y .
IEEE TRANSACTIONS ON COMMUNICATIONS, 2004, 52 (04) :564-571
[7]  
Zhang YF, 2005, 2005 IEEE International Symposium on Information Theory (ISIT), Vols 1 and 2, P174
1